JPH0573311B2 - - Google Patents
Info
- Publication number
- JPH0573311B2 JPH0573311B2 JP61188563A JP18856386A JPH0573311B2 JP H0573311 B2 JPH0573311 B2 JP H0573311B2 JP 61188563 A JP61188563 A JP 61188563A JP 18856386 A JP18856386 A JP 18856386A JP H0573311 B2 JPH0573311 B2 JP H0573311B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- frequency
- circuit
- phase
- clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Synchronizing For Television (AREA)
- Picture Signal Circuits (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61188563A JPS6346073A (ja) | 1986-08-13 | 1986-08-13 | 位相同期発振回路 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP61188563A JPS6346073A (ja) | 1986-08-13 | 1986-08-13 | 位相同期発振回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JPS6346073A JPS6346073A (ja) | 1988-02-26 |
| JPH0573311B2 true JPH0573311B2 (enrdf_load_html_response) | 1993-10-14 |
Family
ID=16225878
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP61188563A Granted JPS6346073A (ja) | 1986-08-13 | 1986-08-13 | 位相同期発振回路 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JPS6346073A (enrdf_load_html_response) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4504522B2 (ja) * | 1999-07-09 | 2010-07-14 | パナソニック株式会社 | 画質補正装置 |
| JP3665512B2 (ja) | 1999-07-12 | 2005-06-29 | 株式会社東芝 | 二値信号の比較装置及びこれを用いたpll回路 |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6223284A (ja) * | 1985-07-23 | 1987-01-31 | Matsushita Electric Ind Co Ltd | 水平同期回路 |
-
1986
- 1986-08-13 JP JP61188563A patent/JPS6346073A/ja active Granted
Also Published As
| Publication number | Publication date |
|---|---|
| JPS6346073A (ja) | 1988-02-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5579351A (en) | Jitter suppression circuit | |
| JPH0591522A (ja) | デイジタル発振器及びこれを用いた色副搬送波再生回路 | |
| US6522366B1 (en) | Dual-loop PLL circuit and chrominance demodulation circuit | |
| JPH0573311B2 (enrdf_load_html_response) | ||
| JP2511843B2 (ja) | タイミング信号発生回路 | |
| JP3180865B2 (ja) | 適応型pll回路 | |
| JP3117046B2 (ja) | Pll回路 | |
| US5631708A (en) | Automatic phase control apparatus | |
| JPS6297428A (ja) | Pll回路 | |
| JP3063095B2 (ja) | 位相同期装置 | |
| JPS6291094A (ja) | デジタル色信号処理回路 | |
| JPS647556B2 (enrdf_load_html_response) | ||
| JP2748746B2 (ja) | 位相同期発振器 | |
| JP2641290B2 (ja) | クロック発生装置 | |
| JPH08149495A (ja) | ビデオ信号処理装置 | |
| JPH09200044A (ja) | 定常位相誤差低減方式 | |
| JPS644712B2 (enrdf_load_html_response) | ||
| JP3171980B2 (ja) | フェーズロックドループ回路 | |
| JPH06101862B2 (ja) | Afc装置 | |
| JPH0984039A (ja) | 標本化クロック生成装置 | |
| JPS63144678A (ja) | 位相同期発振回路 | |
| JPH01181212A (ja) | くし形フイルタ | |
| JPH0767135A (ja) | ディジタルy/c分離装置 | |
| JPH05153633A (ja) | アナログ/デイジタル変換装置 | |
| JPH0818341A (ja) | 周波数逓倍回路 |