JPH0561827B2 - - Google Patents

Info

Publication number
JPH0561827B2
JPH0561827B2 JP58121653A JP12165383A JPH0561827B2 JP H0561827 B2 JPH0561827 B2 JP H0561827B2 JP 58121653 A JP58121653 A JP 58121653A JP 12165383 A JP12165383 A JP 12165383A JP H0561827 B2 JPH0561827 B2 JP H0561827B2
Authority
JP
Japan
Prior art keywords
data
transmission
bit
memory
channel
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58121653A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6014555A (ja
Inventor
Keijiro Ishii
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Facom Corp
Original Assignee
Fuji Facom Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Facom Corp filed Critical Fuji Facom Corp
Priority to JP58121653A priority Critical patent/JPS6014555A/ja
Publication of JPS6014555A publication Critical patent/JPS6014555A/ja
Publication of JPH0561827B2 publication Critical patent/JPH0561827B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/50—Circuit switching systems, i.e. systems in which the path is physically permanent during the communication
    • H04L12/52—Circuit switching systems, i.e. systems in which the path is physically permanent during the communication using time division techniques
    • H04L12/525—Circuit switching systems, i.e. systems in which the path is physically permanent during the communication using time division techniques involving a stored program control

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Communication Control (AREA)
JP58121653A 1983-07-06 1983-07-06 直列デ−タ受信装置 Granted JPS6014555A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58121653A JPS6014555A (ja) 1983-07-06 1983-07-06 直列デ−タ受信装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58121653A JPS6014555A (ja) 1983-07-06 1983-07-06 直列デ−タ受信装置

Publications (2)

Publication Number Publication Date
JPS6014555A JPS6014555A (ja) 1985-01-25
JPH0561827B2 true JPH0561827B2 (zh) 1993-09-07

Family

ID=14816571

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58121653A Granted JPS6014555A (ja) 1983-07-06 1983-07-06 直列デ−タ受信装置

Country Status (1)

Country Link
JP (1) JPS6014555A (zh)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5394144A (en) * 1977-01-28 1978-08-17 Fujitsu Ltd Time-division multiple process system
JPS5789358A (en) * 1980-11-22 1982-06-03 Nippon Telegr & Teleph Corp <Ntt> Line control system
JPS5819062A (ja) * 1981-07-27 1983-02-03 Nec Corp 回線アダプタ

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5394144A (en) * 1977-01-28 1978-08-17 Fujitsu Ltd Time-division multiple process system
JPS5789358A (en) * 1980-11-22 1982-06-03 Nippon Telegr & Teleph Corp <Ntt> Line control system
JPS5819062A (ja) * 1981-07-27 1983-02-03 Nec Corp 回線アダプタ

Also Published As

Publication number Publication date
JPS6014555A (ja) 1985-01-25

Similar Documents

Publication Publication Date Title
US5717948A (en) Interface circuit associated with a processor to exchange digital data in series with a peripheral device
JPH0561827B2 (zh)
US5111488A (en) Doubling/dividing device for a series bit flow
JP2786170B2 (ja) フレームデータ変換回路
JPS60241150A (ja) デ−タ転送装置
JPS6155686B2 (zh)
JP2001308832A (ja) 速度変換装置
JPS6129226A (ja) チヤネルデ−タ分離装置
JPH0115214B2 (zh)
JP2957821B2 (ja) 送出メモリ制御回路
JP2770375B2 (ja) 伝送遅延位相補償回路
JPH0630513B2 (ja) デ−タ伝送バツフア回路
JP3006000B2 (ja) 非同期エラーパルス多重化回路
JP3198709B2 (ja) データ書き込みおよび読み出し回路
SU594595A1 (ru) Устройство дл тактовой синхронизации с регенерацией дискретных сигналов
JPH0144062B2 (zh)
RU1805548C (ru) Преобразователь последовательного кода в параллельный
KR0155718B1 (ko) 동기 데이타 발생장치
JPH01251832A (ja) データ挿入回路
SU407316A1 (ru) Устройство для управления и синхронизации комплекса обмена информацией
JPH0360234A (ja) データ伝送速度変換装置
JPH04270521A (ja) 多重化チャネル受信装置
JPH046138B2 (zh)
JPS63131735A (ja) 多重フレ−ムアライナ
JPH01307329A (ja) 受信回路