JPH0550135B2 - - Google Patents

Info

Publication number
JPH0550135B2
JPH0550135B2 JP63225226A JP22522688A JPH0550135B2 JP H0550135 B2 JPH0550135 B2 JP H0550135B2 JP 63225226 A JP63225226 A JP 63225226A JP 22522688 A JP22522688 A JP 22522688A JP H0550135 B2 JPH0550135 B2 JP H0550135B2
Authority
JP
Japan
Prior art keywords
substrate
groove
protrusion
conductive material
substrates
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP63225226A
Other languages
English (en)
Other versions
JPH0272642A (ja
Inventor
Yoshihiro Hayashi
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP63225226A priority Critical patent/JPH0272642A/ja
Priority to US07/401,980 priority patent/US4998665A/en
Publication of JPH0272642A publication Critical patent/JPH0272642A/ja
Publication of JPH0550135B2 publication Critical patent/JPH0550135B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0657—Stacked arrangements of devices
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/50—Multistep manufacturing processes of assemblies consisting of devices, each device being of a type provided for in group H01L27/00 or H01L29/00
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/1012—Auxiliary members for bump connectors, e.g. spacers
    • H01L2224/10122—Auxiliary members for bump connectors, e.g. spacers being formed on the semiconductor or solid-state body to be connected
    • H01L2224/10135—Alignment aids
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/1012—Auxiliary members for bump connectors, e.g. spacers
    • H01L2224/10152—Auxiliary members for bump connectors, e.g. spacers being formed on an item to be connected not being a semiconductor or solid-state body
    • H01L2224/10165—Alignment aids
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/114—Manufacturing methods by blanket deposition of the material of the bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/11—Manufacturing methods
    • H01L2224/116—Manufacturing methods by patterning a pre-deposited material
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16135—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/16145—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked
    • H01L2224/16147—Disposition the bump connector connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being stacked the bump connector connecting to a bonding area disposed in a recess of the surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16237—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bonding area disposed in a recess of the surface of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8112—Aligning
    • H01L2224/81136—Aligning involving guiding structures, e.g. spacers or supporting members
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8112—Aligning
    • H01L2224/81136—Aligning involving guiding structures, e.g. spacers or supporting members
    • H01L2224/81138—Aligning involving guiding structures, e.g. spacers or supporting members the guiding structures being at least partially left in the finished device
    • H01L2224/8114—Guiding structures outside the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8112—Aligning
    • H01L2224/81136—Aligning involving guiding structures, e.g. spacers or supporting members
    • H01L2224/81138—Aligning involving guiding structures, e.g. spacers or supporting members the guiding structures being at least partially left in the finished device
    • H01L2224/81141—Guiding structures both on and outside the body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/8119—Arrangement of the bump connectors prior to mounting
    • H01L2224/81191—Arrangement of the bump connectors prior to mounting wherein the bump connectors are disposed only on the semiconductor or solid-state body
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H01L2224/81815—Reflow soldering
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06593—Mounting aids permanently on device; arrangements for alignment

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Wire Bonding (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Description

【発明の詳細な説明】 （産業上の利用分野） この発明は基板間の接続構造および接続方法に
関するものであり、特にウエーハスケールでの接
続に関するものである。
（従来の技術） 従来、複数の半導体基板を機械的に接続する方
法が例えばSOI（Silicar on Insulator）基板を得
る事を目的とした工程等に利用されており、(1)有
機あるいは無機高分子の接着剤を介する方法（山
田厚、川崎敏夫“接着剤を用いた半導体基板の接
合法”昭和61年秋季第47回応用物理学会講演会予
稿集pp495）、(2)研磨した鏡面を合わせて800〜
1100℃に加熱する方法（新保優、電子情報通信学
会vol.70、No.6pp593）、(3)金属膜を密着面に堆積
したのち加熱・加圧する方法（バゲツト（J.K.
Bhagat）、ヒツクス（D.B.Hicks）ジヤーナルオ
ブアプライトフイジクス（J.Appl.Phys.）61(8)
pp3118）等が報告されている。これら各接続方
法はデバイスの形成されていない基板を接続又は
張合わせることを目的としている。
（発明が解決しようとする課題） しかしながら、すでにトランジスタ等の回路素
子が表面に作り込まれた基板間を電気的にも接続
する目的には、材料が主に絶縁体である接着剤は
用いることができない。また、回路素子の特性劣
化や破壊を誘発する恐れのある高温・高圧での加
熱、加圧処理の適用も難しい。さらに、ウエーハ
スケールで合わせるためには、基板の反り・伸
縮・回路素子パターン間の合わせ精度を考慮する
必要がある。
すなわち、本発明の目的は既に回路素子の作り
込まれた複数の基板間を素子の劣化、破壊を来す
恐れのない低温かつ低圧力で機械的に接続し、な
おかつ当該基板間の電気的接続をも可能とする手
段を提供することである。
（課題を解決するための手段） 本発明は第１の基板上に設けた第１の導電材料
の突起、第２の基板上に設けた前記突起の幅およ
び高さよりも大きな開口幅および深さを有する
溝、当該溝中に前記第１の導電材料よりも低融点
の第２の導電材料を備え、前記突起が前記溝中に
配置されることを特徴とする基板の接続構造、並
びに第１の半導体基板上に第１の導電材料の突起
を形成する工程と、少なくとも前記した突起の幅
および高さよりも大きな開口の幅と深さを有する
溝を（第２の半導体基板表面に）形成する工程
と、前記溝の中に第１の導電性材料よりも低融点
の第２の導電材料をうめこむ工程と、前記第１の
基板上の突起を前記第２の基板の設けられた溝上
に位置させる工程と第１の導電材料の融点以下で
かつ第２の導電材料の融点以上の温度において第
１の基板と第２の基板を密着させる工程と、さら
に密着状態の第１の基板と第２の基板とを第２の
導電材料の融点以下に冷却する工程を備えたこと
を特徴とする基板間の接続方法である。
（実施例） 以下に本発明の実施例を図に基づいて詳細に説
明する。第１，２，３図は本発明に係わる基板間
の接続方法の一実施例を説明するための工程断面
図であり、２枚のシリコン単結晶基板間の接続に
適用した場合を示す。
第１図は第１の基板１１上に高融点金属材料、
例えばタングステンの突起１２を形成する工程を
説明する工程断面図である。まず、第１の基板１
１上にスパツタ法によりタングステン膜１３を堆
積させる（第１図ａ）。前記タングステン膜１３
上にフオトレジスト１４をスピンコーテイングし
（第１図ｂ）、露光・現象によりフオトレジスト１
４をパターニングした後（第１図ｃ）フオトレジ
ストをマスクとしてタングステン１３をSF6と
CHF3の混合ガスを用いた反応性イオンエツチン
グによりドライエツチングする（第１図ｄ）。さ
らにマスクとして使用したフオトレジスト１４を
除去し、第１の基板１１上にタングステン突起１
２を形成する（第１図ｅ）。なお、タングステン
膜１３をドライエツチングする際のマスクとして
使用したフオトレジストのパターンの大きさを変
化させることにより、第１図ｆのタングステン突
起１２の幅１５を、又スパツタ法により第１の基
板１１上に堆積させたタングステン膜１３の厚さ
を変化させることによりタングステン突起の高さ
１６をそれぞれ制御することができる。
第２図は第２の基板２１上に溝２４を形成し、
さらに、その溝２４の中に低融点、金属、たとえ
ばAu−Sn合金２２をうめこむ工程を説明する工
程断面図である。まず第２の基板２１（第２図
ａ）に少なくとも前記したタングステン突起１２
の幅１５および高さ１６よりも開口の幅２３およ
び深さ２５の大きい溝２４をリソグラフイ工程お
よびエツチング工程によつて形成する（第２図
ｂ）。その後、基板２１上に蒸着法又はスパツタ
法によりAu−Sn合金２２を堆積させる（第２図
ｃ）。なお、Au−Sn合金２２の膜厚は溝２４の
深さ50−75％とする。その後、リソグラフイ工程
およびドライエツチング工程により溝２４以外の
部分に堆積したAu−Sn合金を除去する（第２図
ｄ）。前記した一連の工程により第２の基板２１
の表面に形成された溝２４の中にAu−Sn合金２
２がうめ込まれた基板構造を形成する。
第３図は第１の基板１１と第２の基板２２とを
目合わせし、さらに、両基板を密着して接続する
工程を説明する工程断面図である。まず、基板１
１上のタングステン突起１２が基板２１に形成さ
れた溝２４の直上に位置するように（シリコンを
透過する赤外線光を用いて）目合わせする（第３
図ａ）。次に両基板を空気中又はN2ガス中又は
H2＋N2（H210〜20％）雰囲気中で450℃に加熱
し、両基板を密着させる（第３図ｂ）。なお、450
℃の温度ではタングステンは固相、一方Au−Sn
合金（Au80％）は液相である。従つて、第１
の基板１１上の固相のタングステン突起12は第２
の基板２１上の溝２４に存在する液相のAu−Sn
合金中に挿入される。液相のAu−Sn合金は十分
に大きな流動性を有するため両基板を密着させる
際に大きな圧力を第１の基板１１と第２の基板２
１の間に加える必要はない。
さらに第３図ｂに示した密着状態にある第１の
基板１１と第２の基板２１とを450℃で１分〜10
分間保持した後、室温まで冷却する。室温ではタ
ングステンおよびAu−Sn合金はともに固相とな
り、タングステン突起１２がAu−Sn合金２２中
に深くつきささつた状態となる。このタングステ
ン突起１２とAu−Sn合金２２との結合力により
第１の基板１１と第２の基板２１とが接続され
る。
上記した実施例では第１の基板１１に形成する
突起１２の材料として、タングステンを用いたが
Ni、Ti、Cr、Mo等の高融点金属ならびに高融
点のシリサイドやナイトライド、例えばMoSi2や
TiN、を使用することも可能であり、又第２の
基板２１の溝２４にうめこむ材料としてAu−Si
合金、Pb−Sn合金、In−Sn合金等の低融点金属
を使用することも可能であることは自明である。
さらに上記した実施例ではシリコン基板間の接続
について示したがシリコン以外の材料、たとえば
GaAs基板どうし、さらにGaAs基板とシリコン
基板等、異種基板間の接続等に適用しても同様の
効果が得られるのは自明でる。さらに。上述した
半導体基板とSOI基板との接続や半導体基板と絶
縁材料基板（たとえばガラス板）との接続にも適
用することができる。
（作用） 上述した実施例に基づいた接続の特徴を以下に
述べる。
(1) ２つの導電性材料、前記実施例ではタングス
テン１２とAu−Sn合金２２、が接着剤の役割
をすることにより第１の基板１１と第２の基板
２１間での機械的接続が可能となるとともに、
電気信号の伝達が可能となる。
(2) 低融点材料２２が溶融する低温で基板間の接
続が可能である。
(3) ある温度（低温）での金属相の違いを利用す
るため、すなわち、固相のタングステン突起１
２が液相のAu−Sn合金２２中するため、低圧
力で第１の基板１１と第２の基板２１間を接続
することができる。
(4) 第１の基板１１上に形成したタングステン突
起１２の幅１５よりも大きな開口の幅２３を有
する溝２４を第２の基板２１上に形成したこと
により、基板間を接続する際に水平方向のマー
ジンが有る（第４図）。
また溝２４の深さが突起１２の高さより深い
ので、第１の基板１１と第２の基板２１を接続
したとき突起の先端が溝の底に接触することが
なく、従つて両基板が“面”で接した構造とな
り、突起に応力が集中しにくくなり、突起の幅
がミクロンオーダーまで微細化した場合でも接
続の信頼性を保つことができる。
(5) 少なくとも第１の基板上１１のタングステン
突起１２の一部が第２の基板２１上の溝２４中
の溶融Au−Sn合金２２に達していれば接続可
能であることより、基板間の接続の際に基板の
そりや基板表面に存在するミクロな凹凸３１の
存在に対する垂直方向のマージンがある（第５
図）。
また、反りや凹凸が存在する場合、もし溝２
４の深さが突起１２より低いと一部の突起に応
力が集中しその突起が剥離することがある。し
かし本願発明では突起１２の先端は溝の底に達
することなく溶融状態のハンダの中に存在する
ため一部の突起に応力が集中することがない。
（発明の効果） 以上、詳述したように、本発明は既に回路素子
の作り込まれた複数の半導体基板間を素子の劣
化、破壊を来す恐れのない低温かつ低圧力で機械
的に接続し、当該半導体基板間の電気的接続をも
可能とするものである。
【図面の簡単な説明】
第１図ａ〜ｆ、第２図ａ〜ｄ、第３図ａ，ｂは
本発明に係わる半導体基板間の接続方法の一実施
例を説明するための工程断面図、第４図は第１の
基板と第２の基板を接続する際に目合わせズレが
ある場合の実施例を説明するための断面図、第５
図は表面に凸凹がある基板間を接続する場合の実
施例を説明するための断面図である。 １１……第１の半導体基板、１２……タングス
テン突起、１３……タングステン膜、１４……フ
オトレジスト、１５……タングステ突起の幅、１
６……タングステン突起の高さ、２１……第２の
半導体基板、２２……Au−Sn合金、２３……溝
の開口の幅、２４……溝、２５……溝の深さ、３
１……基板上の凹凸。

Claims (1)

  1. 【特許請求の範囲】 １ 第１の基板上に設けた第１の導電材料の突
    起、第２の基板上に設けた前記突起の幅および高
    さより大きな開口幅および深さを有する溝、当該
    溝中に埋め込まれた前記第１の導電材料より低融
    点の第２の導電材料を備え、第１の基板上に設け
    た突起が第２の基板に設けた溝中に配置されるこ
    とを特徴とする基板の接続構造。 ２ 第１の基板上に第１の導電材料の突起を形成
    する工程と、少なくとも前記した突起の幅および
    高さよりも大きな開口の幅と深さを有する溝を第
    ２の基板表面に形成する工程と、前記溝の中に第
    １の導電材料よりも低融点の第２の導電材料をう
    めこむ工程と、前記第１の基板上の突起が前記第
    ２の基板上の溝上に位置合わせする工程と、第１
    の導電材料の融点以下でかつ第２の導電材料の融
    点以上の温度において第１の基板と第２の基板を
    密着させる工程とその密着状態の第１の基板と第
    ２の基板とを第２の導電材料の融点以下に冷却す
    る工程を備えたことを特徴とする基板間の接続方
    法。
JP63225226A 1988-09-07 1988-09-07 基板の接続構造および接続方法 Granted JPH0272642A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP63225226A JPH0272642A (ja) 1988-09-07 1988-09-07 基板の接続構造および接続方法
US07/401,980 US4998665A (en) 1988-09-07 1989-09-01 Bonding structure of substrates and method for bonding substrates

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63225226A JPH0272642A (ja) 1988-09-07 1988-09-07 基板の接続構造および接続方法

Publications (2)

Publication Number Publication Date
JPH0272642A JPH0272642A (ja) 1990-03-12
JPH0550135B2 true JPH0550135B2 (ja) 1993-07-28

Family

ID=16825962

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63225226A Granted JPH0272642A (ja) 1988-09-07 1988-09-07 基板の接続構造および接続方法

Country Status (2)

Country Link
US (1) US4998665A (ja)
JP (1) JPH0272642A (ja)

Families Citing this family (79)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU637874B2 (en) * 1990-01-23 1993-06-10 Sumitomo Electric Industries, Ltd. Substrate for packaging a semiconductor device
US5280414A (en) * 1990-06-11 1994-01-18 International Business Machines Corp. Au-Sn transient liquid bonding in high performance laminates
CA2071662A1 (en) * 1991-06-26 1992-12-27 Jon J. Gulick Integrated socket-type package for flip-chip semiconductor devices and circuits
JP3215424B2 (ja) * 1992-03-24 2001-10-09 ユニシス・コーポレイション 微細自己整合特性を有する集積回路モジュール
JPH0621260U (ja) * 1992-05-27 1994-03-18 和正 菅野 半導体集積回路
US5754171A (en) * 1992-10-21 1998-05-19 Photonics Systems, Inc. Display device having integrated circuit chips thereon
US6765561B1 (en) * 1992-10-21 2004-07-20 Ray A. Stoller Display device having integrated circuit chips thereon
US5627106A (en) * 1994-05-06 1997-05-06 United Microelectronics Corporation Trench method for three dimensional chip connecting during IC fabrication
KR960009074A (ko) * 1994-08-29 1996-03-22 모리시다 요이치 반도체 장치 및 그 제조방법
US5841155A (en) * 1995-02-08 1998-11-24 Ngk Insulators, Ltd. Semiconductor device containing two joined substrates
US6020628A (en) * 1997-07-21 2000-02-01 Olin Corporation Optical component package with a hermetic seal
US6110805A (en) * 1997-12-19 2000-08-29 Micron Technology, Inc. Method and apparatus for attaching a workpiece to a workpiece support
US6110760A (en) 1998-02-12 2000-08-29 Micron Technology, Inc. Methods of forming electrically conductive interconnections and electrically interconnected substrates
CN1278645A (zh) * 1999-06-22 2001-01-03 张世熹 高密度集成电路之存储器
US20030119278A1 (en) * 2001-12-20 2003-06-26 Mckinnell James C. Substrates bonded with oxide affinity agent and bonding method
US6661085B2 (en) * 2002-02-06 2003-12-09 Intel Corporation Barrier structure against corrosion and contamination in three-dimensional (3-D) wafer-to-wafer vertical stack
US6762076B2 (en) * 2002-02-20 2004-07-13 Intel Corporation Process of vertically stacking multiple wafers supporting different active integrated circuit (IC) devices
US6871942B2 (en) * 2002-04-15 2005-03-29 Timothy R. Emery Bonding structure and method of making
US6906598B2 (en) * 2002-12-31 2005-06-14 Mcnc Three dimensional multimode and optical coupling devices
US6962835B2 (en) 2003-02-07 2005-11-08 Ziptronix, Inc. Method for room temperature metal direct bonding
JP4887602B2 (ja) 2003-12-16 2012-02-29 大日本印刷株式会社 有機機能素子の製造方法
US7087538B2 (en) * 2004-08-16 2006-08-08 Intel Corporation Method to fill the gap between coupled wafers
US7485968B2 (en) 2005-08-11 2009-02-03 Ziptronix, Inc. 3D IC method and device
JP5380800B2 (ja) * 2007-07-12 2014-01-08 ヤマハ株式会社 電子部品の製造方法
JP5682327B2 (ja) * 2011-01-25 2015-03-11 ソニー株式会社 固体撮像素子、固体撮像素子の製造方法、及び電子機器
ITTO20120374A1 (it) * 2012-04-27 2013-10-28 St Microelectronics Srl Struttura a semiconduttore con regioni conduttive a bassa temperatura di fusione e metodo per riparare una struttura a semiconduttore
FR2983845A1 (fr) * 2012-05-25 2013-06-14 Commissariat Energie Atomique Procede de realisation d'une microstructure comportant deux substrats relies mecaniquement
JP2015115446A (ja) 2013-12-11 2015-06-22 株式会社東芝 半導体装置の製造方法
US20150262902A1 (en) 2014-03-12 2015-09-17 Invensas Corporation Integrated circuits protected by substrates with cavities, and methods of manufacture
US11069734B2 (en) 2014-12-11 2021-07-20 Invensas Corporation Image sensor device
US9741620B2 (en) 2015-06-24 2017-08-22 Invensas Corporation Structures and methods for reliable packages
US10886250B2 (en) 2015-07-10 2021-01-05 Invensas Corporation Structures and methods for low temperature bonding using nanoparticles
US9953941B2 (en) 2015-08-25 2018-04-24 Invensas Bonding Technologies, Inc. Conductive barrier direct hybrid bonding
US9852988B2 (en) 2015-12-18 2017-12-26 Invensas Bonding Technologies, Inc. Increased contact alignment tolerance for direct bonding
US10446532B2 (en) 2016-01-13 2019-10-15 Invensas Bonding Technologies, Inc. Systems and methods for efficient transfer of semiconductor elements
US10204893B2 (en) 2016-05-19 2019-02-12 Invensas Bonding Technologies, Inc. Stacked dies and methods for forming bonded structures
US10446487B2 (en) 2016-09-30 2019-10-15 Invensas Bonding Technologies, Inc. Interface structures and methods for forming same
US10580735B2 (en) 2016-10-07 2020-03-03 Xcelsis Corporation Stacked IC structure with system level wiring on multiple sides of the IC die
TW202414634A (zh) 2016-10-27 2024-04-01 美商艾德亞半導體科技有限責任公司 用於低溫接合的結構和方法
US10002844B1 (en) 2016-12-21 2018-06-19 Invensas Bonding Technologies, Inc. Bonded structures
TWI782939B (zh) 2016-12-29 2022-11-11 美商英帆薩斯邦德科技有限公司 具有整合式被動構件的接合結構
US10276909B2 (en) 2016-12-30 2019-04-30 Invensas Bonding Technologies, Inc. Structure comprising at least a first element bonded to a carrier having a closed metallic channel waveguide formed therein
EP3580166A4 (en) 2017-02-09 2020-09-02 Invensas Bonding Technologies, Inc. RELATED STRUCTURES
US10629577B2 (en) 2017-03-16 2020-04-21 Invensas Corporation Direct-bonded LED arrays and applications
US10515913B2 (en) 2017-03-17 2019-12-24 Invensas Bonding Technologies, Inc. Multi-metal contact structure
US10508030B2 (en) 2017-03-21 2019-12-17 Invensas Bonding Technologies, Inc. Seal for microelectronic assembly
WO2018183739A1 (en) 2017-03-31 2018-10-04 Invensas Bonding Technologies, Inc. Interface structures and methods for forming same
US10879212B2 (en) 2017-05-11 2020-12-29 Invensas Bonding Technologies, Inc. Processed stacked dies
US10446441B2 (en) 2017-06-05 2019-10-15 Invensas Corporation Flat metal features for microelectronics applications
US10217720B2 (en) 2017-06-15 2019-02-26 Invensas Corporation Multi-chip modules formed using wafer-level processing of a reconstitute wafer
US10840205B2 (en) 2017-09-24 2020-11-17 Invensas Bonding Technologies, Inc. Chemical mechanical polishing for hybrid bonding
US10923408B2 (en) 2017-12-22 2021-02-16 Invensas Bonding Technologies, Inc. Cavity packages
US11380597B2 (en) 2017-12-22 2022-07-05 Invensas Bonding Technologies, Inc. Bonded structures
US11169326B2 (en) 2018-02-26 2021-11-09 Invensas Bonding Technologies, Inc. Integrated optical waveguides, direct-bonded waveguide interface joints, optical routing and interconnects
US11056348B2 (en) 2018-04-05 2021-07-06 Invensas Bonding Technologies, Inc. Bonding surfaces for microelectronics
US11244916B2 (en) 2018-04-11 2022-02-08 Invensas Bonding Technologies, Inc. Low temperature bonded structures
US10790262B2 (en) 2018-04-11 2020-09-29 Invensas Bonding Technologies, Inc. Low temperature bonded structures
US11004757B2 (en) 2018-05-14 2021-05-11 Invensas Bonding Technologies, Inc. Bonded structures
US11276676B2 (en) 2018-05-15 2022-03-15 Invensas Bonding Technologies, Inc. Stacked devices and methods of fabrication
US11393779B2 (en) 2018-06-13 2022-07-19 Invensas Bonding Technologies, Inc. Large metal pads over TSV
US11749645B2 (en) 2018-06-13 2023-09-05 Adeia Semiconductor Bonding Technologies Inc. TSV as pad
WO2020010136A1 (en) 2018-07-06 2020-01-09 Invensas Bonding Technologies, Inc. Molded direct bonded and interconnected stack
US11462419B2 (en) 2018-07-06 2022-10-04 Invensas Bonding Technologies, Inc. Microelectronic assemblies
US11515291B2 (en) 2018-08-28 2022-11-29 Adeia Semiconductor Inc. Integrated voltage regulator and passive components
US11011494B2 (en) 2018-08-31 2021-05-18 Invensas Bonding Technologies, Inc. Layer structures for making direct metal-to-metal bonds at low temperatures in microelectronics
DE102018125901A1 (de) * 2018-10-18 2020-04-23 Osram Opto Semiconductors Gmbh Verfahren zur Herstellung eines elektronischen Bauelements, Halbleiterchip, elektronisches Bauelement und Verfahren zur Herstellung eines Halbleiterchips
US11158573B2 (en) 2018-10-22 2021-10-26 Invensas Bonding Technologies, Inc. Interconnect structures
US11244920B2 (en) 2018-12-18 2022-02-08 Invensas Bonding Technologies, Inc. Method and structures for low temperature device bonding
CN113330557A (zh) 2019-01-14 2021-08-31 伊文萨思粘合技术公司 键合结构
US11901281B2 (en) 2019-03-11 2024-02-13 Adeia Semiconductor Bonding Technologies Inc. Bonded structures with integrated passive component
US11296053B2 (en) 2019-06-26 2022-04-05 Invensas Bonding Technologies, Inc. Direct bonded stack structures for increased reliability and improved yield in microelectronics
US12080672B2 (en) 2019-09-26 2024-09-03 Adeia Semiconductor Bonding Technologies Inc. Direct gang bonding methods including directly bonding first element to second element to form bonded structure without adhesive
US11762200B2 (en) 2019-12-17 2023-09-19 Adeia Semiconductor Bonding Technologies Inc. Bonded optical devices
WO2021236361A1 (en) 2020-05-19 2021-11-25 Invensas Bonding Technologies, Inc. Laterally unconfined structure
US11631647B2 (en) 2020-06-30 2023-04-18 Adeia Semiconductor Bonding Technologies Inc. Integrated device packages with integrated device die and dummy element
KR20220016365A (ko) 2020-07-30 2022-02-09 삼성전자주식회사 반도체 패키지
US11764177B2 (en) 2020-09-04 2023-09-19 Adeia Semiconductor Bonding Technologies Inc. Bonded structure with interconnect structure
US11728273B2 (en) 2020-09-04 2023-08-15 Adeia Semiconductor Bonding Technologies Inc. Bonded structure with interconnect structure
US11264357B1 (en) 2020-10-20 2022-03-01 Invensas Corporation Mixed exposure for large die

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3373481A (en) * 1965-06-22 1968-03-19 Sperry Rand Corp Method of electrically interconnecting conductors
US3778530A (en) * 1971-04-01 1973-12-11 W Reimann Flatpack lead positioning device
US4176443A (en) * 1977-03-08 1979-12-04 Sgs-Ates Componenti Elettronici S.P.A. Method of connecting semiconductor structure to external circuits
JPS61153374U (ja) * 1985-03-14 1986-09-22
US4605153A (en) * 1985-06-17 1986-08-12 Northern Telecom Limited Shaped solder pad for reflow soldering of surface mounting cylindrical devices on a circuit board
US4836435A (en) * 1986-05-12 1989-06-06 International Business Machines Corporation Component self alignment
JPH07112041B2 (ja) * 1986-12-03 1995-11-29 シャープ株式会社 半導体装置の製造方法

Also Published As

Publication number Publication date
US4998665A (en) 1991-03-12
JPH0272642A (ja) 1990-03-12

Similar Documents

Publication Publication Date Title
JPH0550135B2 (ja)
EP0352020B1 (en) Semiconductor integrated circuit chip-to-chip interconnection scheme
US6364196B1 (en) Method and apparatus for aligning and attaching balls to a substrate
US5816478A (en) Fluxless flip-chip bond and a method for making
JP3096061B2 (ja) フリップチップ実装のためのマイクロバンプの製造方法
US4923521A (en) Method and apparatus for removing solder
US5065931A (en) Device for removing solder
US3785892A (en) Method of forming metallization backing for silicon wafer
JPS5873127A (ja) Ｉｃチツプのはんだ溶融接続方法
US4827610A (en) Method of creating solder or brazing barriers
JPH0357617B2 (ja)
JP2570626B2 (ja) 基板の接続構造及びその接続方法
JP3271390B2 (ja) 荷電ビーム露光用透過マスク及びその製造方法
JP3019152B2 (ja) 半導体発光・受光モジュールの形成方法
JPH0669640A (ja) 半田バンプ形成方法
JP2001284387A (ja) 半導体装置とその製造方法ならびに半導体装置の実装構造
JP3003098B2 (ja) チップの配線基板等実装方法
JPH1079403A (ja) 半導体装置及びその製造方法
JP3716403B2 (ja) 突起電極形成用基板及びそれを用いた突起電極の形成方法
JPH07122589A (ja) 半導体装置及びその製造方法
JPH07201920A (ja) 半導体装置の製造方法
JP2998507B2 (ja) 半導体装置の製造方法
KR0138843B1 (ko) 전극이 양면에 형성된 광소자의 전극연결방법
JP3003423B2 (ja) 半導体装置の製造方法
KR930006481B1 (ko) 반도체 소자 본딩방법 및 이에 사용되는 히트싱크용 서브마운트

Legal Events

Date Code Title Description
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20070728

Year of fee payment: 14

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080728

Year of fee payment: 15

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090728

Year of fee payment: 16

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090728

Year of fee payment: 16