JPH0458676B2 - - Google Patents
Info
- Publication number
- JPH0458676B2 JPH0458676B2 JP60260198A JP26019885A JPH0458676B2 JP H0458676 B2 JPH0458676 B2 JP H0458676B2 JP 60260198 A JP60260198 A JP 60260198A JP 26019885 A JP26019885 A JP 26019885A JP H0458676 B2 JPH0458676 B2 JP H0458676B2
- Authority
- JP
- Japan
- Prior art keywords
- signal
- chip select
- internal
- select signal
- sense amplifier
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
Landscapes
- Static Random-Access Memory (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60260198A JPS62120694A (ja) | 1985-11-20 | 1985-11-20 | 半導体記憶装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP60260198A JPS62120694A (ja) | 1985-11-20 | 1985-11-20 | 半導体記憶装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS62120694A JPS62120694A (ja) | 1987-06-01 |
JPH0458676B2 true JPH0458676B2 (enrdf_load_stackoverflow) | 1992-09-18 |
Family
ID=17344693
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP60260198A Granted JPS62120694A (ja) | 1985-11-20 | 1985-11-20 | 半導体記憶装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS62120694A (enrdf_load_stackoverflow) |
Families Citing this family (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0644396B2 (ja) * | 1987-01-31 | 1994-06-08 | 株式会社東芝 | 半導体記憶装置 |
JPH02270190A (ja) * | 1988-12-21 | 1990-11-05 | Texas Instr Inc <Ti> | グリッチ保護回路を含む集積回路 |
US8254186B2 (en) * | 2010-04-30 | 2012-08-28 | Freescale Semiconductor, Inc. | Circuit for verifying the write enable of a one time programmable memory |
JP6978549B1 (ja) * | 2020-06-23 | 2021-12-08 | 華邦電子股▲ふん▼有限公司Winbond Electronics Corp. | 入力レシーバ |
Family Cites Families (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6055916B2 (ja) * | 1980-09-26 | 1985-12-07 | 日本電気株式会社 | タイミング回路 |
JPS6093696A (ja) * | 1983-10-27 | 1985-05-25 | Nec Corp | 半導体メモリ |
-
1985
- 1985-11-20 JP JP60260198A patent/JPS62120694A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS62120694A (ja) | 1987-06-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US4930067A (en) | Microcomputer having a high-speed operation mode and a low-speed operation mode with intermittent disabling of sense amplifiers | |
US6198327B1 (en) | Pulse generator with improved high speed performance for generating a constant pulse width | |
JPH0650599B2 (ja) | 半導体メモリ | |
US4958091A (en) | CMOS voltage converter | |
JPH0418399B2 (enrdf_load_stackoverflow) | ||
US5210715A (en) | Memory circuit with extended valid data output time | |
JP2805466B2 (ja) | メモリのアドレス遷移検出回路 | |
JPH0458676B2 (enrdf_load_stackoverflow) | ||
JP2888200B2 (ja) | 半導体装置 | |
JP2557337B2 (ja) | 半導体記憶装置 | |
US6188616B1 (en) | Semiconductor memory device having a compensating write pulse width in response to power supply voltage | |
JPS6055916B2 (ja) | タイミング回路 | |
US5963501A (en) | Dynamic clock signal generating circuit for use in synchronous dynamic random access memory devices | |
JP3237180B2 (ja) | 半導体記憶装置 | |
US6201413B1 (en) | Synchronous integrated circuit device utilizing an integrated clock/command technique | |
JPS63300496A (ja) | 出力回路 | |
JPH1050073A (ja) | 半導体記憶装置 | |
JPS5842558B2 (ja) | アドレス バッファ回路 | |
JP3361875B2 (ja) | 同期型半導体記憶装置 | |
KR0167063B1 (ko) | 동기 메모리장치의 내부전원공급장치 | |
JPH0765577A (ja) | 半導体記憶装置の出力回路 | |
JP2665040B2 (ja) | 非同期式メモリ回路 | |
JP2629172B2 (ja) | 半導体記憶装置 | |
US6225828B1 (en) | Decoder for saving power consumption in semiconductor device | |
JP3369706B2 (ja) | 半導体記憶装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
R360 | Written notification for declining of transfer of rights |
Free format text: JAPANESE INTERMEDIATE CODE: R360 |
|
R360 | Written notification for declining of transfer of rights |
Free format text: JAPANESE INTERMEDIATE CODE: R360 |
|
R371 | Transfer withdrawn |
Free format text: JAPANESE INTERMEDIATE CODE: R371 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
LAPS | Cancellation because of no payment of annual fees |