JPH0448262B2 - - Google Patents
Info
- Publication number
- JPH0448262B2 JPH0448262B2 JP9759585A JP9759585A JPH0448262B2 JP H0448262 B2 JPH0448262 B2 JP H0448262B2 JP 9759585 A JP9759585 A JP 9759585A JP 9759585 A JP9759585 A JP 9759585A JP H0448262 B2 JPH0448262 B2 JP H0448262B2
- Authority
- JP
- Japan
- Prior art keywords
- data
- address information
- memory
- signal line
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 230000015654 memory Effects 0.000 claims description 62
- 230000000295 complement effect Effects 0.000 description 15
- 238000010586 diagram Methods 0.000 description 6
- 238000000034 method Methods 0.000 description 5
- 230000010365 information processing Effects 0.000 description 2
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
Landscapes
- Complex Calculations (AREA)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9759585A JPS61255448A (ja) | 1985-05-08 | 1985-05-08 | メモリアクセス制御装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP9759585A JPS61255448A (ja) | 1985-05-08 | 1985-05-08 | メモリアクセス制御装置 |
Publications (2)
Publication Number | Publication Date |
---|---|
JPS61255448A JPS61255448A (ja) | 1986-11-13 |
JPH0448262B2 true JPH0448262B2 (enrdf_load_stackoverflow) | 1992-08-06 |
Family
ID=14196586
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP9759585A Granted JPS61255448A (ja) | 1985-05-08 | 1985-05-08 | メモリアクセス制御装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS61255448A (enrdf_load_stackoverflow) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS63229540A (ja) * | 1987-03-19 | 1988-09-26 | Nec Corp | 記憶アクセス制御方式 |
JPH0247742A (ja) * | 1988-08-09 | 1990-02-16 | Agency Of Ind Science & Technol | ビジータイム制御方式 |
-
1985
- 1985-05-08 JP JP9759585A patent/JPS61255448A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
JPS61255448A (ja) | 1986-11-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CA2050129C (en) | Dynamic bus arbitration with grant sharing each cycle | |
JPH08255124A (ja) | データ処理システムおよび方法 | |
JPS6376044A (ja) | バスマスタ | |
JPH0479026B2 (enrdf_load_stackoverflow) | ||
JPH0139138B2 (enrdf_load_stackoverflow) | ||
JPH0448262B2 (enrdf_load_stackoverflow) | ||
KR950704742A (ko) | 파이프라인식 데이타 순서화 시스템(Pipelined Data Ordering System) | |
JPS6290742A (ja) | 中央処理装置の性能を向上させる方法および装置 | |
JPH11232214A (ja) | 情報処理装置用プロセッサおよびその制御方法 | |
JP2624388B2 (ja) | Dma装置 | |
JP2550964B2 (ja) | 記憶アクセス制御方式 | |
JPH0139137B2 (enrdf_load_stackoverflow) | ||
JPS62239250A (ja) | 記憶アクセス制御装置 | |
JPH02140852A (ja) | Dma転送制御装置 | |
JPH05128279A (ja) | ワンチツプマイクロコンピユータ | |
JPH03171245A (ja) | Dma制御方式 | |
JPH04123160A (ja) | 受信データ処理システム | |
JPS584375B2 (ja) | メモリ・アクセス制御方式 | |
JPS63229540A (ja) | 記憶アクセス制御方式 | |
JPH09259074A (ja) | メモリーアクセス回路 | |
JP2635863B2 (ja) | 中央処理装置 | |
JPS61128371A (ja) | ベクトル処理装置 | |
JPH0736819A (ja) | Dmaデータ転送装置 | |
JPH07182272A (ja) | Dmaコントローラ回路 | |
JPS6058500B2 (ja) | アクセス制御方式 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
LAPS | Cancellation because of no payment of annual fees |