JPH0139137B2 - - Google Patents

Info

Publication number
JPH0139137B2
JPH0139137B2 JP23448683A JP23448683A JPH0139137B2 JP H0139137 B2 JPH0139137 B2 JP H0139137B2 JP 23448683 A JP23448683 A JP 23448683A JP 23448683 A JP23448683 A JP 23448683A JP H0139137 B2 JPH0139137 B2 JP H0139137B2
Authority
JP
Japan
Prior art keywords
data
address information
memory
memory unit
connection
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP23448683A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60126748A (ja
Inventor
Koji Kinoshita
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
Nippon Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Electric Co Ltd filed Critical Nippon Electric Co Ltd
Priority to JP23448683A priority Critical patent/JPS60126748A/ja
Publication of JPS60126748A publication Critical patent/JPS60126748A/ja
Publication of JPH0139137B2 publication Critical patent/JPH0139137B2/ja
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Complex Calculations (AREA)
JP23448683A 1983-12-13 1983-12-13 メモリアクセス制御装置 Granted JPS60126748A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP23448683A JPS60126748A (ja) 1983-12-13 1983-12-13 メモリアクセス制御装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP23448683A JPS60126748A (ja) 1983-12-13 1983-12-13 メモリアクセス制御装置

Publications (2)

Publication Number Publication Date
JPS60126748A JPS60126748A (ja) 1985-07-06
JPH0139137B2 true JPH0139137B2 (enrdf_load_stackoverflow) 1989-08-18

Family

ID=16971775

Family Applications (1)

Application Number Title Priority Date Filing Date
JP23448683A Granted JPS60126748A (ja) 1983-12-13 1983-12-13 メモリアクセス制御装置

Country Status (1)

Country Link
JP (1) JPS60126748A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0247742A (ja) * 1988-08-09 1990-02-16 Agency Of Ind Science & Technol ビジータイム制御方式

Also Published As

Publication number Publication date
JPS60126748A (ja) 1985-07-06

Similar Documents

Publication Publication Date Title
US4799199A (en) Bus master having burst transfer mode
JPS5943786B2 (ja) 記憶装置のアクセス方式
JPH0139138B2 (enrdf_load_stackoverflow)
JPS6290742A (ja) 中央処理装置の性能を向上させる方法および装置
JPH0139137B2 (enrdf_load_stackoverflow)
JPH04323755A (ja) Dma装置
JP2534321B2 (ja) デ―タ転送制御方法及び装置
JP2550964B2 (ja) 記憶アクセス制御方式
JPH0448262B2 (enrdf_load_stackoverflow)
JPS6049458A (ja) デ−タバッファ制御方式
JPS6054065A (ja) 同期制御装置
JP2606824Y2 (ja) マルチポートメモリ装置
JP2625145B2 (ja) メモリアクセス制御装置
JPH0586571B2 (enrdf_load_stackoverflow)
JPH01147651A (ja) マルチプロセッサシステム
JPS6355659A (ja) 共有メモリアクセス方式
JPS5999522A (ja) 入出力制御方式
JPH07122856B2 (ja) 記憶アクセス制御装置
JPH06168202A (ja) バスウェイト装置
JPS6113267B2 (enrdf_load_stackoverflow)
JPH05282239A (ja) Dma転送方式
JPS61292746A (ja) メモリ制御装置
JPH104420A (ja) データ転送方法
JPS61241859A (ja) デ−タ転送装置
JPH08329034A (ja) マイクロコンピュータによるアナログデータ読込回路