JPH035100B2 - - Google Patents

Info

Publication number
JPH035100B2
JPH035100B2 JP60195623A JP19562385A JPH035100B2 JP H035100 B2 JPH035100 B2 JP H035100B2 JP 60195623 A JP60195623 A JP 60195623A JP 19562385 A JP19562385 A JP 19562385A JP H035100 B2 JPH035100 B2 JP H035100B2
Authority
JP
Japan
Prior art keywords
signal
data
output
signals
clock
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP60195623A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6256040A (ja
Inventor
Takashi Sakata
Toshio Hanabatake
Hisanobu Fujimoto
Tetsuo Murase
Fumihiro Ikawa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP60195623A priority Critical patent/JPS6256040A/ja
Priority to DE19863688410 priority patent/DE3688410T2/de
Priority to EP19860112327 priority patent/EP0213641B1/en
Publication of JPS6256040A publication Critical patent/JPS6256040A/ja
Publication of JPH035100B2 publication Critical patent/JPH035100B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/14—Channel dividing arrangements, i.e. in which a single bit stream is divided between several baseband channels and reassembled at the receiver
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/062—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers
    • H04J3/0626—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators
    • H04J3/0629—Synchronisation of signals having the same nominal but fluctuating bit rates, e.g. using buffers plesiochronous multiplexing systems, e.g. plesiochronous digital hierarchy [PDH], jitter attenuators in a network, e.g. in combination with switching or multiplexing, slip buffers

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Power Engineering (AREA)
  • Computer Hardware Design (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Dc Digital Transmission (AREA)
JP60195623A 1985-09-04 1985-09-04 遅延時間補償回路 Granted JPS6256040A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP60195623A JPS6256040A (ja) 1985-09-04 1985-09-04 遅延時間補償回路
DE19863688410 DE3688410T2 (de) 1985-09-04 1986-09-04 Verfahren, System und Schaltung zur Anpassung der Verzögerungszeit.
EP19860112327 EP0213641B1 (en) 1985-09-04 1986-09-04 Delay time adjusting method, circuit, and system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP60195623A JPS6256040A (ja) 1985-09-04 1985-09-04 遅延時間補償回路

Publications (2)

Publication Number Publication Date
JPS6256040A JPS6256040A (ja) 1987-03-11
JPH035100B2 true JPH035100B2 (enExample) 1991-01-24

Family

ID=16344247

Family Applications (1)

Application Number Title Priority Date Filing Date
JP60195623A Granted JPS6256040A (ja) 1985-09-04 1985-09-04 遅延時間補償回路

Country Status (3)

Country Link
EP (1) EP0213641B1 (enExample)
JP (1) JPS6256040A (enExample)
DE (1) DE3688410T2 (enExample)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4811364A (en) * 1988-04-01 1989-03-07 Digital Equipment Corporation Method and apparatus for stabilized data transmission
US4979190A (en) * 1988-04-01 1990-12-18 Digital Equipment Corporation Method and apparatus for stabilized data transmission
JPH0435394A (ja) * 1990-05-28 1992-02-06 Fujitsu Ltd 高品位テレビ信号符号化装置
JP2816384B2 (ja) * 1990-06-14 1998-10-27 富士通株式会社 位相補正方法及び回路
US5119402A (en) * 1990-06-26 1992-06-02 Digital Equipment Corporation Method and apparatus for transmission of local area network signals over unshielded twisted pairs
US5341405A (en) * 1991-06-11 1994-08-23 Digital Equipment Corporation Data recovery apparatus and methods
US5408473A (en) * 1992-03-03 1995-04-18 Digital Equipment Corporation Method and apparatus for transmission of communication signals over two parallel channels
JP3345011B2 (ja) * 1992-07-20 2002-11-18 シーメンス アクチエンゲゼルシヤフト 通信セルの順序の維持の下に複数の並列接続線路を介して通信セル流を転送する方法
US5359630A (en) * 1992-08-13 1994-10-25 Digital Equipment Corporation Method and apparatus for realignment of synchronous data
TW419924B (en) * 1998-02-16 2001-01-21 Nippon Telegraph & Telephone Channel-to-channel skew compensation
EP0996262A1 (en) 1998-10-22 2000-04-26 Texas Instruments France Communication system with plurality of synchronised data links
US6963989B1 (en) * 2000-05-22 2005-11-08 Micron Technology, Inc. Method and apparatus for adjusting data hold timing of an output circuit
US7035368B2 (en) 2002-03-18 2006-04-25 Texas Instruments Incorporated High speed parallel link receiver

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB968730A (enExample) * 1962-02-09

Also Published As

Publication number Publication date
DE3688410T2 (de) 1993-11-11
EP0213641A3 (en) 1989-05-03
DE3688410D1 (de) 1993-06-17
EP0213641B1 (en) 1993-05-12
JPS6256040A (ja) 1987-03-11
EP0213641A2 (en) 1987-03-11

Similar Documents

Publication Publication Date Title
JPH035100B2 (enExample)
EP0334357B1 (en) Pulse insertion circuit
JPH0215142B2 (enExample)
JPH05199199A (ja) スタッフ同期制御方式
CA2021348C (en) Elastic store memory circuit
US5053863A (en) Circuit for processing digital video signals
JPS63167496A (ja) 半導体メモリ装置
JP2766006B2 (ja) エラスティック・ストア方式
KR940010201B1 (ko) 전송장치의 병렬처리 방식에 의한 ds3/ds4 신호의 다중화 회로
JP3408634B2 (ja) フレーム位相同期回路
JP2806683B2 (ja) プレジオクロナス／ドップラーバッファ
JP2917583B2 (ja) スタッフ同期回路
JPS6324334B2 (enExample)
JPH0244423B2 (enExample)
JPH02192240A (ja) 伝送遅延補正方式
JPH0397318A (ja) ディジタルｐｌｌ回路
SU1252971A1 (ru) Синхрогенератор
JPH02206240A (ja) 多重データ分離・フォーマット変換方式
JPH0758950B2 (ja) フレームアライナ回路
JPH02226824A (ja) 位相調整回路
JPH0115182B2 (enExample)
JPS6172434A (ja) 位相同期装置
JPS62126435A (ja) 速度変換バツフア回路
JPH01151841A (ja) スタッフビット折返しデスタッフ回路
JPH0350467B2 (enExample)