JPH0341856B2 - - Google Patents

Info

Publication number
JPH0341856B2
JPH0341856B2 JP59213313A JP21331384A JPH0341856B2 JP H0341856 B2 JPH0341856 B2 JP H0341856B2 JP 59213313 A JP59213313 A JP 59213313A JP 21331384 A JP21331384 A JP 21331384A JP H0341856 B2 JPH0341856 B2 JP H0341856B2
Authority
JP
Japan
Prior art keywords
memory
control unit
request
bank
memory request
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP59213313A
Other languages
English (en)
Japanese (ja)
Other versions
JPS6191740A (ja
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed filed Critical
Priority to JP21331384A priority Critical patent/JPS6191740A/ja
Publication of JPS6191740A publication Critical patent/JPS6191740A/ja
Publication of JPH0341856B2 publication Critical patent/JPH0341856B2/ja
Granted legal-status Critical Current

Links

JP21331384A 1984-10-12 1984-10-12 メモリ・アクセス制御方式 Granted JPS6191740A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP21331384A JPS6191740A (ja) 1984-10-12 1984-10-12 メモリ・アクセス制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP21331384A JPS6191740A (ja) 1984-10-12 1984-10-12 メモリ・アクセス制御方式

Publications (2)

Publication Number Publication Date
JPS6191740A JPS6191740A (ja) 1986-05-09
JPH0341856B2 true JPH0341856B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-06-25

Family

ID=16637068

Family Applications (1)

Application Number Title Priority Date Filing Date
JP21331384A Granted JPS6191740A (ja) 1984-10-12 1984-10-12 メモリ・アクセス制御方式

Country Status (1)

Country Link
JP (1) JPS6191740A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6234253A (ja) * 1985-08-06 1987-02-14 Sharp Corp メモリアクセス制御装置
JPS641046A (en) * 1987-03-04 1989-01-05 Nec Corp Memory access control system
JP3157507B2 (ja) * 1990-03-14 2001-04-16 日本電気株式会社 データ処理装置
JP2626154B2 (ja) * 1990-04-18 1997-07-02 日本電気株式会社 メモリアクセス制御装置
JP3092566B2 (ja) * 1997-10-30 2000-09-25 日本電気株式会社 パイプライン方式のバスを用いたメモリ制御方式
JP6849702B2 (ja) * 2017-01-17 2021-03-24 オリンパス株式会社 メモリアクセス装置、画像処理装置、および撮像装置

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS584375B2 (ja) * 1977-06-13 1983-01-26 富士通株式会社 メモリ・アクセス制御方式
JPS59161756A (ja) * 1983-03-07 1984-09-12 Hitachi Ltd 記憶制御方式

Also Published As

Publication number Publication date
JPS6191740A (ja) 1986-05-09

Similar Documents

Publication Publication Date Title
EP0243085A2 (en) Coprocessor architecture
EP0409285B1 (en) Method and apparatus for data transfer between processor elements
JPH0363096B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0332094B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0219945A (ja) 主記憶制御装置
JP4531223B2 (ja) 集合的メモリを共有する複数のプロセッサを備えたデータ処理装置
US5367701A (en) Partitionable data processing system maintaining access to all main storage units after being partitioned
JPH0341856B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH0358163A (ja) 疎結合型マルチプロセッサシステム
JPH11184761A (ja) リードモディファイライト制御システム
JPH06202894A (ja) 共有メモリ制御回路
JP2504528B2 (ja) 主記憶制御装置間バス制御方式
JPH056333A (ja) マルチプロセサシステム
KR19990071122A (ko) 다중 프로세서 회로
EP1193606B1 (en) Apparatus and method for a host port interface unit in a digital signal processing unit
JPH05324455A (ja) マルチプロセッサとメモリとのバス結合方式
JPH01266651A (ja) 半導体メモリ装置
JPH0350301B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPS6116115B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP2000330866A (ja) メモリ制御方法およびメモリ制御システム
JPS588336A (ja) デ−タ転送方法
JPS617956A (ja) メモリの多重アクセス制御方式
JPH0652101A (ja) データバッファ用マルチポートメモリ
JPH0690711B2 (ja) メモリアクセス制御方式
JPH04106624A (ja) マイクロ・プログラム格納方式

Legal Events

Date Code Title Description
LAPS Cancellation because of no payment of annual fees