JPH0323995B2 - - Google Patents

Info

Publication number
JPH0323995B2
JPH0323995B2 JP57233906A JP23390682A JPH0323995B2 JP H0323995 B2 JPH0323995 B2 JP H0323995B2 JP 57233906 A JP57233906 A JP 57233906A JP 23390682 A JP23390682 A JP 23390682A JP H0323995 B2 JPH0323995 B2 JP H0323995B2
Authority
JP
Japan
Prior art keywords
stage decoder
decoder
stage
circuit
transistor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP57233906A
Other languages
English (en)
Japanese (ja)
Other versions
JPS59124092A (ja
Inventor
Yasuro Matsuzaki
Toshitaka Fukushima
Koji Ueno
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP57233906A priority Critical patent/JPS59124092A/ja
Priority to EP83307901A priority patent/EP0115187B1/en
Priority to DE8383307901T priority patent/DE3382163D1/de
Priority to US06/566,323 priority patent/US4617653A/en
Priority to IE3081/83A priority patent/IE56715B1/en
Publication of JPS59124092A publication Critical patent/JPS59124092A/ja
Publication of JPH0323995B2 publication Critical patent/JPH0323995B2/ja
Granted legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/10—Decoders
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Static Random-Access Memory (AREA)
  • Semiconductor Memories (AREA)
JP57233906A 1982-12-29 1982-12-29 メモリ装置 Granted JPS59124092A (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP57233906A JPS59124092A (ja) 1982-12-29 1982-12-29 メモリ装置
EP83307901A EP0115187B1 (en) 1982-12-29 1983-12-22 Semiconductor memory device with decoder means
DE8383307901T DE3382163D1 (de) 1982-12-29 1983-12-22 Halbleiterspeicheranordnung mit dekodiermitteln.
US06/566,323 US4617653A (en) 1982-12-29 1983-12-28 Semiconductor memory device utilizing multi-stage decoding
IE3081/83A IE56715B1 (en) 1982-12-29 1983-12-29 Semiconductor memory device with decoder means

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP57233906A JPS59124092A (ja) 1982-12-29 1982-12-29 メモリ装置

Publications (2)

Publication Number Publication Date
JPS59124092A JPS59124092A (ja) 1984-07-18
JPH0323995B2 true JPH0323995B2 (cg-RX-API-DMAC7.html) 1991-04-02

Family

ID=16962433

Family Applications (1)

Application Number Title Priority Date Filing Date
JP57233906A Granted JPS59124092A (ja) 1982-12-29 1982-12-29 メモリ装置

Country Status (5)

Country Link
US (1) US4617653A (cg-RX-API-DMAC7.html)
EP (1) EP0115187B1 (cg-RX-API-DMAC7.html)
JP (1) JPS59124092A (cg-RX-API-DMAC7.html)
DE (1) DE3382163D1 (cg-RX-API-DMAC7.html)
IE (1) IE56715B1 (cg-RX-API-DMAC7.html)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6148192A (ja) * 1984-08-11 1986-03-08 Fujitsu Ltd 半導体記憶装置
JPS6167154A (ja) * 1984-09-11 1986-04-07 Fujitsu Ltd 半導体記憶装置
JPS61199297A (ja) * 1985-02-28 1986-09-03 Toshiba Corp 半導体記憶装置
JPS61265794A (ja) * 1985-05-20 1986-11-25 Fujitsu Ltd 半導体記憶装置のデコ−ダ回路
JP2603205B2 (ja) * 1987-03-16 1997-04-23 シーメンス、アクチエンゲゼルシヤフト 多段集積デコーダ装置
DE3884492T2 (de) * 1987-07-15 1994-02-17 Hitachi Ltd Integrierte Halbleiterschaltungsanordnung.
US5257234A (en) * 1987-07-15 1993-10-26 Hitachi, Ltd. Semiconductor integrated circuit device
KR930001737B1 (ko) * 1989-12-29 1993-03-12 삼성전자 주식회사 반도체 메모리 어레이의 워드라인 배열방법
KR920010344B1 (ko) * 1989-12-29 1992-11-27 삼성전자주식회사 반도체 메모리 어레이의 구성방법
KR930001738B1 (ko) * 1989-12-29 1993-03-12 삼성전자주식회사 반도체 메모리장치의 워드라인 드라이버 배치방법
US5652723A (en) * 1991-04-18 1997-07-29 Mitsubishi Denki Kabushiki Kaisha Semiconductor memory device
EP0596198B1 (en) * 1992-07-10 2000-03-29 Sony Corporation Flash eprom with erase verification and address scrambling architecture
JP2001126475A (ja) * 1999-10-25 2001-05-11 Mitsubishi Electric Corp 半導体記憶装置
US8755213B2 (en) 2012-02-29 2014-06-17 International Business Machines Corporation Decoding scheme for bipolar-based diode three-dimensional memory requiring bipolar programming
US8842491B2 (en) 2012-07-17 2014-09-23 International Business Machines Corporation Decoding scheme for bipolar-based diode three-dimensional memory requiring unipolar programming

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3599182A (en) * 1969-01-15 1971-08-10 Ibm Means for reducing power consumption in a memory device
US3688280A (en) * 1970-09-22 1972-08-29 Ibm Monolithic memory system with bi-level powering for reduced power consumption
US4027285A (en) * 1973-12-26 1977-05-31 Motorola, Inc. Decode circuitry for bipolar random access memory
JPS528739A (en) * 1975-07-10 1977-01-22 Fujitsu Ltd Electronic circuit
JPS5631137A (en) * 1979-08-22 1981-03-28 Fujitsu Ltd Decoder circuit
JPS56112122A (en) * 1980-02-08 1981-09-04 Fujitsu Ltd Decoder circuit
JPS5841597B2 (ja) * 1980-12-24 1983-09-13 富士通株式会社 半導体メモリディスチャ−ジ回路

Also Published As

Publication number Publication date
IE56715B1 (en) 1991-11-20
US4617653A (en) 1986-10-14
DE3382163D1 (de) 1991-03-28
EP0115187B1 (en) 1991-02-20
JPS59124092A (ja) 1984-07-18
IE833081L (en) 1984-06-29
EP0115187A2 (en) 1984-08-08
EP0115187A3 (en) 1986-12-30

Similar Documents

Publication Publication Date Title
JPH0323995B2 (cg-RX-API-DMAC7.html)
US6438059B2 (en) Fuse programming circuit for programming fuses
US3976983A (en) Bipolar programmable read only memory with fusible links
KR900008802B1 (ko) Bimos 논리회로
US4587639A (en) Static semiconductor memory device incorporating redundancy memory cells
US4985645A (en) BiCMOS logic circuit having a rapid output voltage falling-down property
EP0053504B1 (en) Static semiconductor memory device
KR940002857B1 (ko) 반도체 메모리 장치
JPH02238713A (ja) 垂直ヒューズアレイ用高速ｅｃｌ入力バッファ
JPH07142991A (ja) 集積回路
JPS61242111A (ja) スイツチング段
EP0090186A2 (en) Complementary logic circuit
US4593383A (en) Integated circuit memory
US4922411A (en) Memory cell circuit with supplemental current
EP0525840A2 (en) Programmable cell with a programmable component outside the signal path
US4413191A (en) Array word line driver system
US4893274A (en) Semiconductor memory device having level converters
KR100247313B1 (ko) 논리 회로
JPS5914828B2 (ja) デコ−ダ回路
JPS59112723A (ja) 半導体回路
US5299167A (en) Bipolar ram apparatus
EP0149075A2 (en) AC transient driver for memory cells
JPS59162689A (ja) 半導体メモリのワ−ド線放電回路
JPH0378715B2 (cg-RX-API-DMAC7.html)
JP3233473B2 (ja) 電圧レベル変換回路