IE56715B1 - Semiconductor memory device with decoder means - Google Patents
Semiconductor memory device with decoder meansInfo
- Publication number
- IE56715B1 IE56715B1 IE3081/83A IE308183A IE56715B1 IE 56715 B1 IE56715 B1 IE 56715B1 IE 3081/83 A IE3081/83 A IE 3081/83A IE 308183 A IE308183 A IE 308183A IE 56715 B1 IE56715 B1 IE 56715B1
- Authority
- IE
- Ireland
- Prior art keywords
- stage
- decoder
- stage decoding
- gate
- output
- Prior art date
Links
- 239000004065 semiconductor Substances 0.000 title claims abstract description 21
- 239000011159 matrix material Substances 0.000 claims abstract description 16
- 230000004044 response Effects 0.000 claims abstract description 9
- 230000004888 barrier function Effects 0.000 claims description 3
- 101100364835 Homo sapiens SALL1 gene Proteins 0.000 abstract 1
- 101150049532 SAL1 gene Proteins 0.000 abstract 1
- 102100037204 Sal-like protein 1 Human genes 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 6
- 235000001537 Ribes X gardonianum Nutrition 0.000 description 3
- 235000001535 Ribes X utile Nutrition 0.000 description 3
- 235000016919 Ribes petraeum Nutrition 0.000 description 3
- 244000281247 Ribes rubrum Species 0.000 description 3
- 235000002355 Ribes spicatum Nutrition 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 230000004913 activation Effects 0.000 description 2
- 238000010276 construction Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 206010041235 Snoring Diseases 0.000 description 1
- 241000534944 Thia Species 0.000 description 1
- 241000613130 Tima Species 0.000 description 1
- 235000018936 Vitellaria paradoxa Nutrition 0.000 description 1
- 241001135917 Vitellaria paradoxa Species 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 238000007796 conventional method Methods 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 230000003019 stabilising effect Effects 0.000 description 1
- 239000000758 substrate Substances 0.000 description 1
- 125000000446 sulfanediyl group Chemical group *S* 0.000 description 1
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/10—Decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/12—Group selection circuits, e.g. for memory block selection, chip selection, array selection
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Static Random-Access Memory (AREA)
- Semiconductor Memories (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP57233906A JPS59124092A (ja) | 1982-12-29 | 1982-12-29 | メモリ装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| IE833081L IE833081L (en) | 1984-06-29 |
| IE56715B1 true IE56715B1 (en) | 1991-11-20 |
Family
ID=16962433
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| IE3081/83A IE56715B1 (en) | 1982-12-29 | 1983-12-29 | Semiconductor memory device with decoder means |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US4617653A (cg-RX-API-DMAC7.html) |
| EP (1) | EP0115187B1 (cg-RX-API-DMAC7.html) |
| JP (1) | JPS59124092A (cg-RX-API-DMAC7.html) |
| DE (1) | DE3382163D1 (cg-RX-API-DMAC7.html) |
| IE (1) | IE56715B1 (cg-RX-API-DMAC7.html) |
Families Citing this family (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6148192A (ja) * | 1984-08-11 | 1986-03-08 | Fujitsu Ltd | 半導体記憶装置 |
| JPS6167154A (ja) * | 1984-09-11 | 1986-04-07 | Fujitsu Ltd | 半導体記憶装置 |
| JPS61199297A (ja) * | 1985-02-28 | 1986-09-03 | Toshiba Corp | 半導体記憶装置 |
| JPS61265794A (ja) * | 1985-05-20 | 1986-11-25 | Fujitsu Ltd | 半導体記憶装置のデコ−ダ回路 |
| JP2603205B2 (ja) * | 1987-03-16 | 1997-04-23 | シーメンス、アクチエンゲゼルシヤフト | 多段集積デコーダ装置 |
| DE3884492T2 (de) * | 1987-07-15 | 1994-02-17 | Hitachi Ltd | Integrierte Halbleiterschaltungsanordnung. |
| US5257234A (en) * | 1987-07-15 | 1993-10-26 | Hitachi, Ltd. | Semiconductor integrated circuit device |
| KR930001737B1 (ko) * | 1989-12-29 | 1993-03-12 | 삼성전자 주식회사 | 반도체 메모리 어레이의 워드라인 배열방법 |
| KR920010344B1 (ko) * | 1989-12-29 | 1992-11-27 | 삼성전자주식회사 | 반도체 메모리 어레이의 구성방법 |
| KR930001738B1 (ko) * | 1989-12-29 | 1993-03-12 | 삼성전자주식회사 | 반도체 메모리장치의 워드라인 드라이버 배치방법 |
| US5652723A (en) * | 1991-04-18 | 1997-07-29 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device |
| EP0596198B1 (en) * | 1992-07-10 | 2000-03-29 | Sony Corporation | Flash eprom with erase verification and address scrambling architecture |
| JP2001126475A (ja) * | 1999-10-25 | 2001-05-11 | Mitsubishi Electric Corp | 半導体記憶装置 |
| US8755213B2 (en) | 2012-02-29 | 2014-06-17 | International Business Machines Corporation | Decoding scheme for bipolar-based diode three-dimensional memory requiring bipolar programming |
| US8842491B2 (en) | 2012-07-17 | 2014-09-23 | International Business Machines Corporation | Decoding scheme for bipolar-based diode three-dimensional memory requiring unipolar programming |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3599182A (en) * | 1969-01-15 | 1971-08-10 | Ibm | Means for reducing power consumption in a memory device |
| US3688280A (en) * | 1970-09-22 | 1972-08-29 | Ibm | Monolithic memory system with bi-level powering for reduced power consumption |
| US4027285A (en) * | 1973-12-26 | 1977-05-31 | Motorola, Inc. | Decode circuitry for bipolar random access memory |
| JPS528739A (en) * | 1975-07-10 | 1977-01-22 | Fujitsu Ltd | Electronic circuit |
| JPS5631137A (en) * | 1979-08-22 | 1981-03-28 | Fujitsu Ltd | Decoder circuit |
| JPS56112122A (en) * | 1980-02-08 | 1981-09-04 | Fujitsu Ltd | Decoder circuit |
| JPS5841597B2 (ja) * | 1980-12-24 | 1983-09-13 | 富士通株式会社 | 半導体メモリディスチャ−ジ回路 |
-
1982
- 1982-12-29 JP JP57233906A patent/JPS59124092A/ja active Granted
-
1983
- 1983-12-22 EP EP83307901A patent/EP0115187B1/en not_active Expired - Lifetime
- 1983-12-22 DE DE8383307901T patent/DE3382163D1/de not_active Expired - Lifetime
- 1983-12-28 US US06/566,323 patent/US4617653A/en not_active Expired - Fee Related
- 1983-12-29 IE IE3081/83A patent/IE56715B1/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| US4617653A (en) | 1986-10-14 |
| DE3382163D1 (de) | 1991-03-28 |
| EP0115187B1 (en) | 1991-02-20 |
| JPS59124092A (ja) | 1984-07-18 |
| IE833081L (en) | 1984-06-29 |
| EP0115187A2 (en) | 1984-08-08 |
| EP0115187A3 (en) | 1986-12-30 |
| JPH0323995B2 (cg-RX-API-DMAC7.html) | 1991-04-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| IE56715B1 (en) | Semiconductor memory device with decoder means | |
| US4984202A (en) | Low voltage-operated semiconductor integrated circuit | |
| CN101366179B (zh) | 电压电平转换器电路 | |
| US4706219A (en) | Word length selectable memory | |
| KR850006234A (ko) | 반도체 집적회로 | |
| EP0365732A1 (en) | Two stage address decoder circuit for semiconductor memories | |
| JPS6261177B2 (cg-RX-API-DMAC7.html) | ||
| KR860003610A (ko) | 여분회로를 갖는 바이폴라 트랜지스터형 랜돔 억세스 메모리 장치 | |
| US6545892B2 (en) | Semiconductor integrated circuit having logic circuit comprising transistors with lower threshold voltage values and improved pattern layout | |
| US6122200A (en) | Row decoder for a flash-EEPROM memory device with the possibility of selective erasing of a sub-group of rows of a sector | |
| EP0090186B1 (en) | Complementary logic circuit | |
| KR100692988B1 (ko) | 반도체 기억 장치 | |
| US4897820A (en) | Bi-CMOS type of semiconductor memory device | |
| CN1905075B (zh) | 半导体存储器件 | |
| US6333876B1 (en) | Semiconductor memory device | |
| US5231345A (en) | Semiconductor integrated circuit device having a test circuit | |
| JPS63272119A (ja) | 半導体集積回路装置 | |
| KR860001322B1 (ko) | 비손실 메모리 시스템 | |
| US7394705B2 (en) | Internal voltage supplier for memory device | |
| US4893274A (en) | Semiconductor memory device having level converters | |
| JPS60151891A (ja) | メモリデバイス | |
| US5278465A (en) | Semiconductor integrated circuit device having ECL gate group circuits and gate voltage control circuits | |
| US5136535A (en) | Hybrid CMOS-bipolar memory cell | |
| US4697104A (en) | Two stage decoder circuit using threshold logic to decode high-order bits and diode-matrix logic to decode low-order bits | |
| EP0168230A2 (en) | Unitary multiplexer decoder circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MM4A | Patent lapsed |