JPH0239877B2 - - Google Patents

Info

Publication number
JPH0239877B2
JPH0239877B2 JP58237804A JP23780483A JPH0239877B2 JP H0239877 B2 JPH0239877 B2 JP H0239877B2 JP 58237804 A JP58237804 A JP 58237804A JP 23780483 A JP23780483 A JP 23780483A JP H0239877 B2 JPH0239877 B2 JP H0239877B2
Authority
JP
Japan
Prior art keywords
insulating
resin
circuit pattern
circuit
circuit board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP58237804A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60137092A (ja
Inventor
Hiroshi Oohira
Masayuki Oochi
Tamio Saito
Shuji Hiranuma
Yoshikatsu Fukumoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Tokyo Shibaura Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Shibaura Electric Co Ltd filed Critical Tokyo Shibaura Electric Co Ltd
Priority to JP58237804A priority Critical patent/JPS60137092A/ja
Priority to EP84307401A priority patent/EP0146241B1/en
Priority to DE8484307401T priority patent/DE3482368D1/de
Publication of JPS60137092A publication Critical patent/JPS60137092A/ja
Priority to US06/881,569 priority patent/US4751126A/en
Publication of JPH0239877B2 publication Critical patent/JPH0239877B2/ja
Granted legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
    • H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
    • H05K1/186—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit manufactured by mounting on or connecting to patterned circuits before or during embedding
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/22—Secondary treatment of printed circuits
    • H05K3/28—Applying non-metallic protective coatings
    • H05K3/281—Applying non-metallic protective coatings by means of a preformed insulating foil
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4084—Through-connections; Vertical interconnect access [VIA] connections by deforming at least one of the conductive layers
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4614—Manufacturing multilayer circuits by laminating two or more circuit boards the electrical connections between the circuit boards being made during lamination
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4611—Manufacturing multilayer circuits by laminating two or more circuit boards
    • H05K3/4626—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials
    • H05K3/4632—Manufacturing multilayer circuits by laminating two or more circuit boards characterised by the insulating layers or materials laminating thermoplastic or uncured resin sheets comprising printed circuits without added adhesive materials between the sheets
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/02—Details
    • H05K1/09—Use of materials for the conductive, e.g. metallic pattern
    • H05K1/092—Dispersed materials, e.g. conductive pastes or inks
    • H05K1/095—Dispersed materials, e.g. conductive pastes or inks for polymer thick films, i.e. having a permanent organic polymeric binder
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/01—Dielectrics
    • H05K2201/0104—Properties and characteristics in general
    • H05K2201/0129—Thermoplastic polymer, e.g. auto-adhesive layer; Shaping of thermoplastic polymer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
    • H05K2201/09—Shape and layout
    • H05K2201/09009—Substrate related
    • H05K2201/091—Locally and permanently deformed areas including dielectric material
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/06—Lamination
    • H05K2203/063—Lamination of preperforated insulating layer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/15—Position of the PCB during processing
    • H05K2203/1572—Processing both sides of a PCB by the same process; Providing a similar arrangement of components on both sides; Making interlayer connections from two sides
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/30—Details of processes not otherwise provided for in H05K2203/01 - H05K2203/17
    • H05K2203/302—Bending a rigid substrate; Breaking rigid substrates by bending
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/0011—Working of insulating substrates or insulating layers
    • H05K3/0014—Shaping of the substrate, e.g. by moulding
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4007—Surface contacts, e.g. bumps
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S428/00—Stock material or miscellaneous articles
    • Y10S428/901—Printed circuit
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
    • Y10T156/10—Methods of surface bonding and/or assembly therefor
    • Y10T156/1052—Methods of surface bonding and/or assembly therefor with cutting, punching, tearing or severing
    • Y10T156/1056—Perforating lamina
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T156/00—Adhesive bonding and miscellaneous chemical manufacture
    • Y10T156/10—Methods of surface bonding and/or assembly therefor
    • Y10T156/1089—Methods of surface bonding and/or assembly therefor of discrete laminae to single face of additional lamina
    • Y10T156/109—Embedding of laminae within face of additional laminae
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49126—Assembling bases
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/4913—Assembling to base an electrical component, e.g., capacitor, etc.
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T29/00—Metal working
    • Y10T29/49—Method of mechanical manufacture
    • Y10T29/49002—Electrical device making
    • Y10T29/49117—Conductor or circuit manufacturing
    • Y10T29/49124—On flat or curved insulated base, e.g., printed circuit, etc.
    • Y10T29/49155—Manufacturing circuit on or in base
    • Y10T29/49165—Manufacturing circuit on or in base by forming conductive walled aperture in base
    • Y10T29/49167—Manufacturing circuit on or in base by forming conductive walled aperture in base with deforming of conductive path
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24273—Structurally defined web or sheet [e.g., overall dimension, etc.] including aperture
    • Y10T428/24322—Composite web or sheet
    • Y10T428/24331—Composite web or sheet including nonapertured component
    • Y10T428/24339—Keyed
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10T—TECHNICAL SUBJECTS COVERED BY FORMER US CLASSIFICATION
    • Y10T428/00—Stock material or miscellaneous articles
    • Y10T428/24—Structurally defined web or sheet [e.g., overall dimension, etc.]
    • Y10T428/24273—Structurally defined web or sheet [e.g., overall dimension, etc.] including aperture
    • Y10T428/24322—Composite web or sheet
    • Y10T428/24331—Composite web or sheet including nonapertured component
    • Y10T428/24339—Keyed
    • Y10T428/24347—From both sides

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Parts Printed On Printed Circuit Boards (AREA)
  • Non-Metallic Protective Coatings For Printed Circuits (AREA)
JP58237804A 1983-12-19 1983-12-19 回路基板の製造方法 Granted JPS60137092A (ja)

Priority Applications (4)

Application Number Priority Date Filing Date Title
JP58237804A JPS60137092A (ja) 1983-12-19 1983-12-19 回路基板の製造方法
EP84307401A EP0146241B1 (en) 1983-12-19 1984-10-26 Circuit board
DE8484307401T DE3482368D1 (de) 1983-12-19 1984-10-26 Leiterplatte.
US06/881,569 US4751126A (en) 1983-12-19 1986-07-02 A method of making a circuit board and a circuit board produced thereby

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58237804A JPS60137092A (ja) 1983-12-19 1983-12-19 回路基板の製造方法

Publications (2)

Publication Number Publication Date
JPS60137092A JPS60137092A (ja) 1985-07-20
JPH0239877B2 true JPH0239877B2 (esLanguage) 1990-09-07

Family

ID=17020657

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58237804A Granted JPS60137092A (ja) 1983-12-19 1983-12-19 回路基板の製造方法

Country Status (4)

Country Link
US (1) US4751126A (esLanguage)
EP (1) EP0146241B1 (esLanguage)
JP (1) JPS60137092A (esLanguage)
DE (1) DE3482368D1 (esLanguage)

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5476970A (en) * 1984-02-16 1995-12-19 Velsicol Chemical Corporation Method for preparing aryl ketones
US4899020A (en) * 1987-10-19 1990-02-06 Toyoda Gosei Co., Ltd. Printed wiring unit for horn switch
US5502889A (en) * 1988-06-10 1996-04-02 Sheldahl, Inc. Method for electrically and mechanically connecting at least two conductive layers
US5175399A (en) * 1989-08-29 1992-12-29 Mitsubishi Denki Kabushiki Kaisha Wiring panel including wiring having a surface-reforming layer and method for producing the same
JPH0744320B2 (ja) * 1989-10-20 1995-05-15 松下電器産業株式会社 樹脂回路基板及びその製造方法
JPH03283594A (ja) * 1990-03-30 1991-12-13 Toshiba Lighting & Technol Corp 回路基板
US5027253A (en) * 1990-04-09 1991-06-25 Ibm Corporation Printed circuit boards and cards having buried thin film capacitors and processing techniques for fabricating said boards and cards
US5071359A (en) * 1990-04-27 1991-12-10 Rogers Corporation Array connector
US5245751A (en) * 1990-04-27 1993-09-21 Circuit Components, Incorporated Array connector
EP0477981A3 (en) * 1990-09-27 1992-05-06 Toshiba Lighting & Technology Corporation Multi-layer circuit substrate having a non-planar shape, and a method for the manufacture thereof
JP2794960B2 (ja) * 1991-02-19 1998-09-10 松下電器産業株式会社 焼結導体配線基板とその製造方法
JPH053390A (ja) * 1991-06-24 1993-01-08 Mitsubishi Electric Corp 電子機器およびその製造方法
US5273816A (en) * 1991-08-30 1993-12-28 Allied-Signal Inc. Laminate board possessing improved dimensional stability
DE4135839A1 (de) * 1991-10-31 1993-05-06 Huels Troisdorf Ag, 5210 Troisdorf, De Verfahren zur herstellung einer mehrlagigen gedruckten schaltung sowie mehrlagige gedruckte schaltung
AT398877B (de) * 1991-10-31 1995-02-27 Philips Nv Zwei- oder mehrlagige leiterplatte, verfahren zum herstellen einer solchen leiterplatte und laminat für die herstellung einer solchen leiterplatte nach einem solchen verfahren
US5315072A (en) * 1992-01-27 1994-05-24 Hitachi Seiko, Ltd. Printed wiring board having blind holes
US5303862A (en) * 1992-12-31 1994-04-19 International Business Machines Corporation Single step electrical/mechanical connection process for connecting I/O pins and creating multilayer structures
US5727310A (en) * 1993-01-08 1998-03-17 Sheldahl, Inc. Method of manufacturing a multilayer electronic circuit
JP3313271B2 (ja) * 1995-12-28 2002-08-12 ウエスト電気株式会社 ストロボ装置
US6143116A (en) * 1996-09-26 2000-11-07 Kyocera Corporation Process for producing a multi-layer wiring board
MY139405A (en) * 1998-09-28 2009-09-30 Ibiden Co Ltd Printed circuit board and method for its production
JP3407737B2 (ja) * 2000-12-14 2003-05-19 株式会社デンソー 多層基板の製造方法およびその製造方法によって形成される多層基板
US6680441B2 (en) * 2001-06-13 2004-01-20 Denso Corporation Printed wiring board with embedded electric device and method for manufacturing printed wiring board with embedded electric device
US6780208B2 (en) * 2002-06-28 2004-08-24 Hewlett-Packard Development Company, L.P. Method of making printed battery structures
JP4157468B2 (ja) * 2003-12-12 2008-10-01 日立電線株式会社 配線基板
JP4937495B2 (ja) * 2003-12-25 2012-05-23 新光電気工業株式会社 キャパシタ装置、電子部品実装構造及びキャパシタ装置の製造方法
KR100717909B1 (ko) * 2006-02-24 2007-05-14 삼성전기주식회사 니켈층을 포함하는 기판 및 이의 제조방법
JP2007335653A (ja) * 2006-06-15 2007-12-27 Alps Electric Co Ltd 回路基板の製造方法、及びその回路基板、並びにその回路基板を使用した回路モジュール
KR102233879B1 (ko) * 2014-05-20 2021-03-30 엘지전자 주식회사 절연 기판 및 이를 구비한 태양전지 모듈의 제조 방법
JP6860821B2 (ja) * 2017-05-23 2021-04-21 セメダイン株式会社 導電性ペースト、及び立体回路の製造方法
WO2019014554A1 (en) 2017-07-13 2019-01-17 Cellink Corporation METHODS AND DEVICES OF INTERCONNECTION CIRCUITS
US11950371B2 (en) * 2019-08-22 2024-04-02 Hongqisheng Precision Electronics (Qinhuangdao) Co., Ltd. Method for manufacturing transparent circuit board

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL189131B (nl) * 1950-01-12 Basf Ag Werkwijze voor de bereiding van n.n-dimethylpiperidiniumchloride respectievelijk n.n-dimethylmorfoliniumchloride.
US2958120A (en) * 1956-05-01 1960-11-01 Ibm Method of flush circuit manufacture
NL93768C (esLanguage) * 1957-06-07 1960-03-15 Philips Nv
US3135823A (en) * 1960-06-28 1964-06-02 Pritikin Nathan Metallic element embedding process and product
US3501832A (en) * 1966-02-26 1970-03-24 Sony Corp Method of making electrical wiring and wiring connections for electrical components
US3431350A (en) * 1966-03-31 1969-03-04 Texas Instruments Inc Circuit board
US3680209A (en) * 1969-05-07 1972-08-01 Siemens Ag Method of forming stacked circuit boards
US3670205A (en) * 1970-03-25 1972-06-13 Gen Electric Method and structure for supporting electric components in a matrix
DE2249878A1 (de) * 1972-10-11 1974-04-18 Siemens Ag Verfahren zur herstellung feiner leiterbahnstrukturen auf einem keramiksubstrat
DE2347216A1 (de) * 1973-09-19 1975-03-27 Siemens Ag Verfahren zum durchkontaktieren eines beidseitig metallkaschierten basismaterials fuer gedruckte schaltungen
DE2716545A1 (de) * 1977-04-14 1978-10-19 Siemens Ag Gedruckte schaltungsplatte mit mindestens zwei verdrahtungslagen
US4377652A (en) * 1978-02-17 1983-03-22 Asahi Kasei Kogyo Kabushiki Kaisha Polyamide-imide compositions and articles for electrical use prepared therefrom
JPS54159664A (en) * 1978-06-07 1979-12-17 Shin Kobe Electric Machinery Method of producing printed circuit board
US4394710A (en) * 1980-03-19 1983-07-19 Gte Products Corporation Die-stamped circuit board assembly for photoflash devices
US4517050A (en) * 1983-12-05 1985-05-14 E. I. Du Pont De Nemours And Company Process for forming conductive through-holes through a dielectric layer

Also Published As

Publication number Publication date
EP0146241A2 (en) 1985-06-26
US4751126A (en) 1988-06-14
JPS60137092A (ja) 1985-07-20
EP0146241B1 (en) 1990-05-23
DE3482368D1 (de) 1990-06-28
EP0146241A3 (en) 1987-01-07

Similar Documents

Publication Publication Date Title
JPH0239877B2 (esLanguage)
JP3059568B2 (ja) 多層プリント回路基板の製造方法
EP0450470B1 (en) Circuit board
JP2002319750A (ja) プリント配線基板、半導体装置、及び、これらの製造方法
JPH1093240A (ja) 多層配線板および多層配線板の製造方法
JP3953433B2 (ja) 多層配線板の製造方法
WO1994005141A1 (fr) Produit moule composite possedant des circuits conducteurs multicouches tridimensionnels et procede pour sa fabrication
JP3414653B2 (ja) 多層基板の製造方法および多層基板
JP2002305376A (ja) プリント配線基板の製造方法、プリント配線基板、及び、半導体装置
JPH0224035B2 (esLanguage)
JPH055197B2 (esLanguage)
JP3063427B2 (ja) 回路基板およびその形成方法
JP4728054B2 (ja) 多層配線用基材および多層配線用基材の製造方法および多層配線板
JPH04139790A (ja) 多層配線基板
JP2004335921A (ja) 多層配線板、多層基板用基材およびそれらの製造方法
JP2007109697A (ja) 多層プリント配線板及びその製造方法
JP2004281667A (ja) 多層配線板の製造方法
JP4821276B2 (ja) 多層プリント配線板の製造方法及び多層プリント配線板
JP3474895B2 (ja) 電気接続装置とその製造方法ならびにプリント配線板とその製造方法
JP2874686B2 (ja) 多層基板
JPH03194997A (ja) 多層配線基板の製造方法
JPH04164391A (ja) 多層回路基板の製造方法
JPH03184397A (ja) 多層配線基板の製造方法
JPH03280593A (ja) 多層回路基板の製造方法
JPS60200595A (ja) 多層印刷配線板