JPH0128970B2 - - Google Patents

Info

Publication number
JPH0128970B2
JPH0128970B2 JP58209964A JP20996483A JPH0128970B2 JP H0128970 B2 JPH0128970 B2 JP H0128970B2 JP 58209964 A JP58209964 A JP 58209964A JP 20996483 A JP20996483 A JP 20996483A JP H0128970 B2 JPH0128970 B2 JP H0128970B2
Authority
JP
Japan
Prior art keywords
bus
data
disk
control device
shared memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
JP58209964A
Other languages
English (en)
Japanese (ja)
Other versions
JPS60103474A (ja
Inventor
Eiji Nagashima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Oki Electric Industry Co Ltd
Original Assignee
Oki Electric Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Oki Electric Industry Co Ltd filed Critical Oki Electric Industry Co Ltd
Priority to JP58209964A priority Critical patent/JPS60103474A/ja
Publication of JPS60103474A publication Critical patent/JPS60103474A/ja
Publication of JPH0128970B2 publication Critical patent/JPH0128970B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Communication Control (AREA)
  • Bus Control (AREA)
JP58209964A 1983-11-10 1983-11-10 デイスク制御方式 Granted JPS60103474A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP58209964A JPS60103474A (ja) 1983-11-10 1983-11-10 デイスク制御方式

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP58209964A JPS60103474A (ja) 1983-11-10 1983-11-10 デイスク制御方式

Publications (2)

Publication Number Publication Date
JPS60103474A JPS60103474A (ja) 1985-06-07
JPH0128970B2 true JPH0128970B2 (ko) 1989-06-07

Family

ID=16581589

Family Applications (1)

Application Number Title Priority Date Filing Date
JP58209964A Granted JPS60103474A (ja) 1983-11-10 1983-11-10 デイスク制御方式

Country Status (1)

Country Link
JP (1) JPS60103474A (ko)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020111648A1 (ko) * 2018-11-30 2020-06-04 주식회사 포스코 열간성형 부재 및 그 제조방법

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62292039A (ja) * 1986-06-11 1987-12-18 Matsushita Electric Ind Co Ltd ル−プネツトワ−クシステム

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS49106253A (ko) * 1973-02-08 1974-10-08
JPS54124938A (en) * 1978-03-23 1979-09-28 Fujitsu Ltd Memory access control system
JPS56114063A (en) * 1980-02-14 1981-09-08 Mitsubishi Electric Corp Multiprocessor
JPS59133660A (ja) * 1983-01-20 1984-08-01 Toshiba Corp デイスクキヤツシユシステム

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS49106253A (ko) * 1973-02-08 1974-10-08
JPS54124938A (en) * 1978-03-23 1979-09-28 Fujitsu Ltd Memory access control system
JPS56114063A (en) * 1980-02-14 1981-09-08 Mitsubishi Electric Corp Multiprocessor
JPS59133660A (ja) * 1983-01-20 1984-08-01 Toshiba Corp デイスクキヤツシユシステム

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2020111648A1 (ko) * 2018-11-30 2020-06-04 주식회사 포스코 열간성형 부재 및 그 제조방법

Also Published As

Publication number Publication date
JPS60103474A (ja) 1985-06-07

Similar Documents

Publication Publication Date Title
US5574868A (en) Bus grant prediction technique for a split transaction bus in a multiprocessor computer system
JPH0354375B2 (ko)
JPH09190406A (ja) 直接メモリアクセス制御装置及びこれを用いた伝送システム
JPH05197671A (ja) マスター・スレーブ通信方法
US5603062A (en) System for controlling data flow between plurality of host interfaces and drive interfaces using controller for select unoccupied interfaces after preparation of read/write operation is complete
JP7436953B2 (ja) メモリ制御装置、メモリ制御方法及び画像形成装置
JPH0128970B2 (ko)
JP3240863B2 (ja) 調停回路
JPH0962640A (ja) 共有メモリのアクセス制御方法
JPH0666060B2 (ja) バス優先権制御方式
JPS61125670A (ja) デ−タ転送装置
JPH0156420B2 (ko)
JPH0512197A (ja) バス制御方式及びそのシステム
JP3211264B2 (ja) 外部バス制御方式
JPS60136853A (ja) デ−タ転送方式
JP3678537B2 (ja) データ転送方法及び装置
JP2000029823A (ja) バスアクセス制御回路
JPS63231668A (ja) 割込みキユ−制御方式
JPS60254354A (ja) デ−タ転送制御方式
JPH08101810A (ja) バス制御方法
JPH05265932A (ja) バス制御方式
JPH01271852A (ja) データ転送方式
JPH05151145A (ja) システムバス制御装置
JPH0443443A (ja) 拡張記憶制御方式
JPS62145345A (ja) 直接メモリアクセス間隔制御方式