JPH01158554A - Ｄｍａ装置を備えたデータ処理システム - Google Patents

Ｄｍａ装置を備えたデータ処理システム

Info

Publication number
JPH01158554A
JPH01158554A JP10011588A JP10011588A JPH01158554A JP H01158554 A JPH01158554 A JP H01158554A JP 10011588 A JP10011588 A JP 10011588A JP 10011588 A JP10011588 A JP 10011588A JP H01158554 A JPH01158554 A JP H01158554A
Authority
JP
Japan
Prior art keywords
data
dma
transfer
control circuit
main storage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP10011588A
Other languages
English (en)
Japanese (ja)
Other versions
JPH0514293B2 (enrdf_load_stackoverflow
Inventor
Osamu Moriyama
修 盛山
Hiroyuki Niijima
裕幸 新島
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
PFU Ltd
Original Assignee
PFU Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by PFU Ltd filed Critical PFU Ltd
Priority to JP10011588A priority Critical patent/JPH01158554A/ja
Publication of JPH01158554A publication Critical patent/JPH01158554A/ja
Publication of JPH0514293B2 publication Critical patent/JPH0514293B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)
JP10011588A 1987-09-18 1988-04-25 Ｄｍａ装置を備えたデータ処理システム Granted JPH01158554A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10011588A JPH01158554A (ja) 1987-09-18 1988-04-25 Ｄｍａ装置を備えたデータ処理システム

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP62-235564 1987-09-18
JP23556487 1987-09-18
JP10011588A JPH01158554A (ja) 1987-09-18 1988-04-25 Ｄｍａ装置を備えたデータ処理システム

Publications (2)

Publication Number Publication Date
JPH01158554A true JPH01158554A (ja) 1989-06-21
JPH0514293B2 JPH0514293B2 (enrdf_load_stackoverflow) 1993-02-24

Family

ID=26441201

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10011588A Granted JPH01158554A (ja) 1987-09-18 1988-04-25 Ｄｍａ装置を備えたデータ処理システム

Country Status (1)

Country Link
JP (1) JPH01158554A (enrdf_load_stackoverflow)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009184269A (ja) * 2008-02-07 2009-08-20 Mitsubishi Plastics Inc 離型フィルム

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009184269A (ja) * 2008-02-07 2009-08-20 Mitsubishi Plastics Inc 離型フィルム

Also Published As

Publication number Publication date
JPH0514293B2 (enrdf_load_stackoverflow) 1993-02-24

Similar Documents

Publication Publication Date Title
US5978865A (en) System for performing DMA transfers where an interrupt request signal is generated based on the value of the last of a plurality of data bits transmitted
JPH01158554A (ja) Ｄｍａ装置を備えたデータ処理システム
JPS6238953A (ja) 部分書込みアクセスを圧縮する主記憶装置
JPH06274462A (ja) 共有メモリの非同期書込み方式
JP2522412B2 (ja) プログラマブルコントロ―ラと入出力装置の間の通信方法
JPS60123952A (ja) 入出力制御方式
JP2892429B2 (ja) 入出力制御装置
JPS60214043A (ja) パイプライン制御回路
JPH05250310A (ja) データ処理装置
JPS5916067A (ja) デ−タチエツク方式
JPH02297235A (ja) メモリデータ保護回路
JPH0315217B2 (enrdf_load_stackoverflow)
JPH0612270A (ja) テスト回路
JPS5896329A (ja) ダイレクトメモリアクセス制御回路
JPS63146143A (ja) 記憶装置の転送制御方式
JPH0793243A (ja) チャネル装置
JPH02302855A (ja) メモリ制御装置
JPS63155346A (ja) Ｒａｍチエツク方式
JPS63304356A (ja) Ｄｍａデ−タ転送の正常性検査方式
JPH0357015A (ja) 電子ディスクサブシステム
JPH01158545A (ja) 記憶装置の制御方式
JPS58192123A (ja) 入出力デ−タ転送制御装置
JPS6043549B2 (ja) デ−タ転送制御方式
JPS6226558A (ja) Ｉｍｐｌ処理方式
JPH01261763A (ja) Ｄｍａ転送制御装置