JPH0514293B2 - - Google Patents

Info

Publication number
JPH0514293B2
JPH0514293B2 JP10011588A JP10011588A JPH0514293B2 JP H0514293 B2 JPH0514293 B2 JP H0514293B2 JP 10011588 A JP10011588 A JP 10011588A JP 10011588 A JP10011588 A JP 10011588A JP H0514293 B2 JPH0514293 B2 JP H0514293B2
Authority
JP
Japan
Prior art keywords
data
dma
control circuit
transfer
response
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP10011588A
Other languages
English (en)
Japanese (ja)
Other versions
JPH01158554A (ja
Inventor
Osamu Moryama
Hiroyuki Niijima
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
PFU Ltd
Original Assignee
PFU Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by PFU Ltd filed Critical PFU Ltd
Priority to JP10011588A priority Critical patent/JPH01158554A/ja
Publication of JPH01158554A publication Critical patent/JPH01158554A/ja
Publication of JPH0514293B2 publication Critical patent/JPH0514293B2/ja
Granted legal-status Critical Current

Links

Landscapes

  • Bus Control (AREA)
JP10011588A 1987-09-18 1988-04-25 Ｄｍａ装置を備えたデータ処理システム Granted JPH01158554A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10011588A JPH01158554A (ja) 1987-09-18 1988-04-25 Ｄｍａ装置を備えたデータ処理システム

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP62-235564 1987-09-18
JP23556487 1987-09-18
JP10011588A JPH01158554A (ja) 1987-09-18 1988-04-25 Ｄｍａ装置を備えたデータ処理システム

Publications (2)

Publication Number Publication Date
JPH01158554A JPH01158554A (ja) 1989-06-21
JPH0514293B2 true JPH0514293B2 (enrdf_load_stackoverflow) 1993-02-24

Family

ID=26441201

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10011588A Granted JPH01158554A (ja) 1987-09-18 1988-04-25 Ｄｍａ装置を備えたデータ処理システム

Country Status (1)

Country Link
JP (1) JPH01158554A (enrdf_load_stackoverflow)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009184269A (ja) * 2008-02-07 2009-08-20 Mitsubishi Plastics Inc 離型フィルム

Also Published As

Publication number Publication date
JPH01158554A (ja) 1989-06-21

Similar Documents

Publication Publication Date Title
CA1322611C (en) Memory control unit
US5687393A (en) System for controlling responses to requests over a data bus between a plurality of master controllers and a slave storage controller by inserting control characters
JPH0514293B2 (enrdf_load_stackoverflow)
JPH0746323B2 (ja) 部分書込みアクセスを圧縮する主記憶装置
JP2751822B2 (ja) Ｆｉｆｏメモリ装置のメモリ制御方法
US5603057A (en) System for initiating data transfer between input/output devices having separate address spaces in accordance with initializing information in two address packages
JP3261665B2 (ja) データ転送方法及びデータ処理システム
JPS60123952A (ja) 入出力制御方式
JP2993099B2 (ja) 二重化メモリ装置
JP2892429B2 (ja) 入出力制御装置
JP3012402B2 (ja) 情報処理システム
JP2574821B2 (ja) ダイレクトメモリアクセス・コントローラ
JP2735246B2 (ja) テストアンドセット方式
JP2968727B2 (ja) ライト動作確認装置
JPH0457287A (ja) マルチポートメモリ
JPH0315217B2 (enrdf_load_stackoverflow)
JPS6235146B2 (enrdf_load_stackoverflow)
JPS63146143A (ja) 記憶装置の転送制御方式
JPS61165160A (ja) バス制御方式
JPS58169398A (ja) メモリ・システム
JPH0273442A (ja) データ処理装置
JPH05289947A (ja) Ｅｃｃチェック方式
JPH03147165A (ja) 外部記憶装置
JPS63268056A (ja) バス変換装置
JPH03204755A (ja) データ転送装置