JP7229852B2 - 炭化ケイ素ウェハを処理するための方法および炭化ケイ素半導体デバイス - Google Patents
炭化ケイ素ウェハを処理するための方法および炭化ケイ素半導体デバイス Download PDFInfo
- Publication number
- JP7229852B2 JP7229852B2 JP2019099046A JP2019099046A JP7229852B2 JP 7229852 B2 JP7229852 B2 JP 7229852B2 JP 2019099046 A JP2019099046 A JP 2019099046A JP 2019099046 A JP2019099046 A JP 2019099046A JP 7229852 B2 JP7229852 B2 JP 7229852B2
- Authority
- JP
- Japan
- Prior art keywords
- silicon carbide
- layer
- wafer
- ions
- carbide wafer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
- H10P95/11—Separation of active layers from substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/80—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
- H10D62/83—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
- H10D62/832—Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge being Group IV materials comprising two or more elements, e.g. SiGe
- H10D62/8325—Silicon carbide
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/24—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials using chemical vapour deposition [CVD]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/29—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials characterised by the substrates
- H10P14/2901—Materials
- H10P14/2902—Materials being Group IVA materials
- H10P14/2904—Silicon carbide
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
- H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
- H10P14/34—Deposited materials, e.g. layers
- H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
- H10P14/3404—Deposited materials, e.g. layers characterised by the chemical composition being Group IVA materials
- H10P14/3408—Silicon carbide
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/202—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials
- H10P30/204—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials into Group IV semiconductors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P30/00—Ion implantation into wafers, substrates or parts of devices
- H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
- H10P30/208—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping of electrically inactive species
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P54/00—Cutting or separating of wafers, substrates or parts of devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
- H10P95/90—Thermal treatments, e.g. annealing or sintering
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
- H10P90/00—Preparation of wafers not covered by a single main group of this subclass, e.g. wafer reinforcement
- H10P90/19—Preparing inhomogeneous wafers
- H10P90/1904—Preparing vertically inhomogeneous wafers
- H10P90/1906—Preparing SOI wafers
- H10P90/1914—Preparing SOI wafers using bonding
- H10P90/1916—Preparing SOI wafers using bonding with separation or delamination along an ion implanted layer, e.g. Smart-cut
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
- H10W10/10—Isolation regions comprising dielectric materials
- H10W10/181—Semiconductor-on-insulator [SOI] isolation regions, e.g. buried oxide regions of SOI wafers
Landscapes
- Recrystallisation Techniques (AREA)
- Crystals, And After-Treatments Of Crystals (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
Applications Claiming Priority (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE102018112729.4 | 2018-05-28 | ||
| DE102018112729 | 2018-05-28 | ||
| DE102019111377.6A DE102019111377B4 (de) | 2018-05-28 | 2019-05-02 | Verfahren zum Verarbeiten eines Siliziumkarbid-Wafers |
| DE102019111377.6 | 2019-05-02 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2020010020A JP2020010020A (ja) | 2020-01-16 |
| JP2020010020A5 JP2020010020A5 (https=) | 2022-06-06 |
| JP7229852B2 true JP7229852B2 (ja) | 2023-02-28 |
Family
ID=68499521
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2019099046A Active JP7229852B2 (ja) | 2018-05-28 | 2019-05-28 | 炭化ケイ素ウェハを処理するための方法および炭化ケイ素半導体デバイス |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US10903078B2 (https=) |
| JP (1) | JP7229852B2 (https=) |
| DE (1) | DE102019111377B4 (https=) |
Families Citing this family (28)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE112017005206T5 (de) * | 2016-10-13 | 2019-07-04 | Mitsubishi Electric Corporation | Verfahren zur herstellung einer halbleitereinheit |
| JP7155759B2 (ja) * | 2018-08-27 | 2022-10-19 | 富士電機株式会社 | 半導体装置及び半導体装置の製造方法 |
| JP7330771B2 (ja) * | 2019-06-14 | 2023-08-22 | 株式会社ディスコ | ウエーハの生成方法およびウエーハの生成装置 |
| US11081393B2 (en) | 2019-12-09 | 2021-08-03 | Infineon Technologies Ag | Method for splitting semiconductor wafers |
| JP6791459B1 (ja) * | 2020-01-21 | 2020-11-25 | 三菱電機株式会社 | 半導体ウエハおよび半導体装置の製造方法 |
| TWI766775B (zh) * | 2020-07-27 | 2022-06-01 | 環球晶圓股份有限公司 | 碳化矽晶圓的製造方法以及半導體結構 |
| DE102020119953A1 (de) | 2020-07-29 | 2022-02-03 | Infineon Technologies Ag | Verfahren zum Bilden eines Halbleiterbauelements |
| DE102020210934A1 (de) | 2020-08-31 | 2022-03-03 | Robert Bosch Gesellschaft mit beschränkter Haftung | Leistungshalbleiteranordnung |
| DE102020215007A1 (de) | 2020-11-30 | 2022-06-02 | Robert Bosch Gesellschaft mit beschränkter Haftung | Verfahren zur Herstellung eines vertikalen Leistungshalbleiterbauelements |
| US11848197B2 (en) | 2020-11-30 | 2023-12-19 | Thinsic Inc. | Integrated method for low-cost wide band gap semiconductor device manufacturing |
| US11626371B2 (en) * | 2020-12-28 | 2023-04-11 | Infineon Technologies Ag | Semiconductor structure with one or more support structures |
| CN113178383A (zh) * | 2021-03-10 | 2021-07-27 | 华为技术有限公司 | 一种碳化硅基板、碳化硅器件及其基板减薄方法 |
| DE102021110742B4 (de) | 2021-04-27 | 2025-01-16 | Infineon Technologies Ag | Verfahren zum teilen von halbleiterwerkstücken, halbleiterwerkstück und gerät zum definieren eines trennbereichs in halbleiterwerkstücken |
| CA3220595A1 (en) * | 2021-05-20 | 2022-11-24 | Umicore | Compound semiconductor layered structures and processes for making the same |
| EP4352285A4 (en) * | 2021-06-07 | 2025-06-04 | The Regents of University of California | Iii-v, ii-vi in-situ compliant substrate formation |
| DE102021118315A1 (de) * | 2021-07-15 | 2023-01-19 | mi2-factory GmbH | Verfahren zur Herstellung eines elektronischen Halbleiterbauelements |
| DE102021124636A1 (de) | 2021-09-23 | 2023-03-23 | Infineon Technologies Ag | Verfahren zum ausbilden einer eine absorptionsschicht enthaltenden halbleitervorrichtung |
| JP7716305B2 (ja) * | 2021-10-11 | 2025-07-31 | 株式会社デンソー | 半導体装置の製造方法 |
| CN114823303A (zh) * | 2022-04-27 | 2022-07-29 | 无锡先为科技有限公司 | 半导体器件及其制备方法 |
| US12400914B2 (en) | 2022-07-03 | 2025-08-26 | Thinsic Inc. | Semiconductor exfoliation method |
| US12322657B2 (en) | 2022-07-03 | 2025-06-03 | Thinsic Inc. | Wide band gap semiconductor process, device, and method |
| CN115831716A (zh) * | 2022-12-27 | 2023-03-21 | 广东芯粤能半导体有限公司 | 碳化硅衬底的回收方法及回收系统 |
| WO2025062658A1 (ja) * | 2023-09-22 | 2025-03-27 | 日本碍子株式会社 | 半導体ウエハ、半導体ウエハ製造方法 |
| US12382707B1 (en) * | 2024-02-01 | 2025-08-05 | Southeast University | Conductive channel structure for SiC devices, fully integrated SiC device and fully integrated manufacturing process thereof |
| DE102024202906A1 (de) | 2024-03-27 | 2025-10-02 | Robert Bosch Gesellschaft mit beschränkter Haftung | Verfahren zum Herstellen einer SiC-Epitaxieschicht auf einer ersten monokristallinen SiC-Schicht und Vorrichtung mit einer SiC-Epitaxieschicht auf einer ersten monokristallinen SiC-Schicht |
| US12438001B1 (en) * | 2024-04-05 | 2025-10-07 | Wolfspeed, Inc. | Off axis laser-based surface processing operations for semiconductor wafers |
| US12434330B1 (en) | 2024-04-05 | 2025-10-07 | Wolfspeed, Inc. | Laser-based surface processing for semiconductor workpiece |
| US12269123B1 (en) | 2024-04-05 | 2025-04-08 | Wolfspeed, Inc. | Laser edge shaping for semiconductor wafers |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002033465A (ja) | 2000-05-10 | 2002-01-31 | Ion Engineering Research Institute Corp | 半導体薄膜の形成方法 |
| JP2014179605A (ja) | 2013-03-08 | 2014-09-25 | Infineon Technologies Austria Ag | 半導体デバイスおよびそれを製造するための方法 |
| WO2016114382A1 (ja) | 2015-01-16 | 2016-07-21 | 住友電気工業株式会社 | 半導体基板の製造方法、半導体基板、複合半導体基板の製造方法、複合半導体基板、および半導体接合基板 |
Family Cites Families (25)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6579359B1 (en) * | 1999-06-02 | 2003-06-17 | Technologies And Devices International, Inc. | Method of crystal growth and resulted structures |
| JP3975634B2 (ja) * | 2000-01-25 | 2007-09-12 | 信越半導体株式会社 | 半導体ウェハの製作法 |
| JP2003095798A (ja) * | 2001-09-27 | 2003-04-03 | Hoya Corp | 単結晶基板の製造方法 |
| WO2008136126A1 (ja) * | 2007-04-20 | 2008-11-13 | Canon Anelva Corporation | 炭化ケイ素基板を有する半導体デバイスのアニール方法と半導体デバイス |
| US8207590B2 (en) * | 2008-07-03 | 2012-06-26 | Samsung Electronics Co., Ltd. | Image sensor, substrate for the same, image sensing device including the image sensor, and associated methods |
| JP2010258083A (ja) * | 2009-04-22 | 2010-11-11 | Panasonic Corp | Soiウェーハ、その製造方法および半導体装置の製造方法 |
| US9947782B2 (en) * | 2010-03-23 | 2018-04-17 | Sumitomo Electric Industries, Ltd. | Semiconductor device and method for manufacturing same |
| WO2013126927A2 (en) * | 2012-02-26 | 2013-08-29 | Solexel, Inc. | Systems and methods for laser splitting and device layer transfer |
| WO2014080874A1 (ja) * | 2012-11-22 | 2014-05-30 | 信越化学工業株式会社 | 複合基板の製造方法及び複合基板 |
| JP6068175B2 (ja) * | 2013-02-12 | 2017-01-25 | 新光電気工業株式会社 | 配線基板、発光装置、配線基板の製造方法及び発光装置の製造方法 |
| US11721547B2 (en) * | 2013-03-14 | 2023-08-08 | Infineon Technologies Ag | Method for manufacturing a silicon carbide substrate for an electrical silicon carbide device, a silicon carbide substrate and an electrical silicon carbide device |
| US9768259B2 (en) * | 2013-07-26 | 2017-09-19 | Cree, Inc. | Controlled ion implantation into silicon carbide using channeling and devices fabricated using controlled ion implantation into silicon carbide using channeling |
| US9761493B2 (en) * | 2014-01-24 | 2017-09-12 | Rutgers, The State University Of New Jersey | Thin epitaxial silicon carbide wafer fabrication |
| US9881832B2 (en) * | 2015-03-17 | 2018-01-30 | Sunedison Semiconductor Limited (Uen201334164H) | Handle substrate for use in manufacture of semiconductor-on-insulator structure and method of manufacturing thereof |
| DE102015112649B4 (de) * | 2015-07-31 | 2021-02-04 | Infineon Technologies Ag | Verfahren zum bilden eines halbleiterbauelements und halbleiterbauelement |
| JP6572694B2 (ja) * | 2015-09-11 | 2019-09-11 | 信越化学工業株式会社 | SiC複合基板の製造方法及び半導体基板の製造方法 |
| US10622247B2 (en) * | 2016-02-19 | 2020-04-14 | Globalwafers Co., Ltd. | Semiconductor on insulator structure comprising a buried high resistivity layer |
| DE102016105610B4 (de) * | 2016-03-24 | 2020-10-08 | Infineon Technologies Ag | Halbleiterbauelement mit einer Graphenschicht und ein Verfahren zu dessen Herstellung |
| JP6619874B2 (ja) * | 2016-04-05 | 2019-12-11 | 株式会社サイコックス | 多結晶SiC基板およびその製造方法 |
| DE102017127169B4 (de) * | 2017-11-17 | 2022-01-27 | Infineon Technologies Ag | Verfahren zur herstellung eines halbleiterbauelements |
| DE102019106124A1 (de) * | 2018-03-22 | 2019-09-26 | Infineon Technologies Ag | Bilden von Halbleitervorrichtungen in Siliciumcarbid |
| DE102019110402A1 (de) * | 2018-05-25 | 2019-11-28 | Infineon Technologies Ag | Ein Verfahren zum Bearbeiten eines Halbleiterwafers, eine Halbleiter-Verbundstruktur und eine Stützstruktur für einen Halbleiterwafer |
| DE102018116051A1 (de) * | 2018-07-03 | 2020-01-09 | Infineon Technologies Ag | Halbleitervorrichtung und verfahren zum herstellen einer halbleitervorrichtung |
| DE102019119289B4 (de) * | 2018-08-24 | 2023-11-30 | Infineon Technologies Ag | Träger, laminat und verfahren zum herstellen von halbleitervorrichtungen |
| DE102018132447B4 (de) * | 2018-12-17 | 2022-10-13 | Infineon Technologies Ag | Halbleitervorrichtung und Verfahren zum Herstellen einer Halbleitervorrichtung |
-
2019
- 2019-05-02 DE DE102019111377.6A patent/DE102019111377B4/de active Active
- 2019-05-24 US US16/422,659 patent/US10903078B2/en active Active
- 2019-05-28 JP JP2019099046A patent/JP7229852B2/ja active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2002033465A (ja) | 2000-05-10 | 2002-01-31 | Ion Engineering Research Institute Corp | 半導体薄膜の形成方法 |
| JP2014179605A (ja) | 2013-03-08 | 2014-09-25 | Infineon Technologies Austria Ag | 半導体デバイスおよびそれを製造するための方法 |
| WO2016114382A1 (ja) | 2015-01-16 | 2016-07-21 | 住友電気工業株式会社 | 半導体基板の製造方法、半導体基板、複合半導体基板の製造方法、複合半導体基板、および半導体接合基板 |
Also Published As
| Publication number | Publication date |
|---|---|
| US10903078B2 (en) | 2021-01-26 |
| DE102019111377A1 (de) | 2019-11-28 |
| US20190362972A1 (en) | 2019-11-28 |
| JP2020010020A (ja) | 2020-01-16 |
| DE102019111377B4 (de) | 2025-10-09 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP7229852B2 (ja) | 炭化ケイ素ウェハを処理するための方法および炭化ケイ素半導体デバイス | |
| EP2388804B1 (en) | Method for manufacturing semiconductor element | |
| US7910458B2 (en) | Method and structure using selected implant angles using a linear accelerator process for manufacture of free standing films of materials | |
| CN109427563B (zh) | 碳化硅器件和用于制造碳化硅器件的方法 | |
| CN111048407B (zh) | SiC同质外延层的剥离方法 | |
| JP2012238904A (ja) | 半導体装置およびその製造方法 | |
| JP5554126B2 (ja) | SiC半導体素子の製造方法 | |
| WO2016042954A1 (ja) | 半導体装置および半導体装置の製造方法 | |
| EP2437282A1 (en) | Sos substrate having low defect density in the vicinity of interface | |
| US11414782B2 (en) | Method of separating a film from a main body of a crystalline object | |
| JP2007158320A (ja) | 半導体装置およびその製造方法 | |
| JP2014229843A (ja) | 炭化珪素半導体装置の製造方法および炭化珪素半導体装置 | |
| CN113412536B (zh) | 制作宽带隙半导体器件时高能量植入期间掩蔽的系统和方法 | |
| WO2023067386A1 (en) | Manufacturing and reuse of semiconductor substrates | |
| US20250183031A1 (en) | Method of processing a semiconductor wafer | |
| JP2023046389A (ja) | 吸収層を含む半導体層の形成方法 | |
| US12211703B2 (en) | Methods for forming a semiconductor device having a second semiconductor layer on a first semiconductor layer | |
| CN112864005B (zh) | 用于处理半导体衬底的方法 | |
| JP5783298B2 (ja) | SiC半導体素子の製造方法およびSiC半導体素子 | |
| JP5333241B2 (ja) | 半導体装置の製造方法 | |
| US11417528B2 (en) | Method of manufacturing a semiconductor device and semiconductor wafer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20220527 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20220527 |
|
| A871 | Explanation of circumstances concerning accelerated examination |
Free format text: JAPANESE INTERMEDIATE CODE: A871 Effective date: 20220527 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20220705 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20221004 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20230117 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20230215 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 7229852 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |