JP6838829B2 - ディープトレンチ充填のためのポリサンドイッチ - Google Patents

ディープトレンチ充填のためのポリサンドイッチ Download PDF

Info

Publication number
JP6838829B2
JP6838829B2 JP2017528424A JP2017528424A JP6838829B2 JP 6838829 B2 JP6838829 B2 JP 6838829B2 JP 2017528424 A JP2017528424 A JP 2017528424A JP 2017528424 A JP2017528424 A JP 2017528424A JP 6838829 B2 JP6838829 B2 JP 6838829B2
Authority
JP
Japan
Prior art keywords
layer
polysilicon
deep trench
substrate
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2017528424A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018503976A (ja
JP2018503976A5 (enExample
Inventor
フー ビンホワ
フー ビンホワ
ピー ペンハルカル サミール
ピー ペンハルカル サミール
ベンジャミン ジェーコブス ジャーヴィス
ベンジャミン ジェーコブス ジャーヴィス
Original Assignee
日本テキサス・インスツルメンツ合同会社
テキサス インスツルメンツ インコーポレイテッド
テキサス インスツルメンツ インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 日本テキサス・インスツルメンツ合同会社, テキサス インスツルメンツ インコーポレイテッド, テキサス インスツルメンツ インコーポレイテッド filed Critical 日本テキサス・インスツルメンツ合同会社
Publication of JP2018503976A publication Critical patent/JP2018503976A/ja
Publication of JP2018503976A5 publication Critical patent/JP2018503976A5/ja
Application granted granted Critical
Publication of JP6838829B2 publication Critical patent/JP6838829B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions 
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D1/00—Resistors, capacitors or inductors
    • H10D1/60—Capacitors
    • H10D1/68—Capacitors having no potential barriers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/111—Field plates
    • H10D64/117—Recessed field plates, e.g. trench field plates or buried field plates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00—Electrodes of devices having potential barriers
    • H10D64/60—Electrodes characterised by their materials
    • H10D64/62—Electrodes ohmically coupled to a semiconductor
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3402—Deposited materials, e.g. layers characterised by the chemical composition
    • H10P14/3404—Deposited materials, e.g. layers characterised by the chemical composition being Group IVA materials
    • H10P14/3411—Silicon, silicon germanium or germanium
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/20—Formation of materials, e.g. in the shape of layers or pillars of semiconductor materials
    • H10P14/34—Deposited materials, e.g. layers
    • H10P14/3451—Structure
    • H10P14/3452—Microstructure
    • H10P14/3456—Polycrystalline
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/63—Formation of materials, e.g. in the shape of layers or pillars of insulating materials characterised by the formation processes
    • H10P14/6302—Non-deposition formation processes
    • H10P14/6322—Formation by thermal treatments
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P14/00—Formation of materials, e.g. in the shape of layers or pillars
    • H10P14/60—Formation of materials, e.g. in the shape of layers or pillars of insulating materials
    • H10P14/69—Inorganic materials
    • H10P14/692—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses
    • H10P14/6921—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon
    • H10P14/69215—Inorganic materials composed of oxides, glassy oxides or oxide-based glasses containing silicon the material being a silicon oxide, e.g. SiO2
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00—Ion implantation into wafers, substrates or parts of devices
    • H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
    • H10P30/202—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials
    • H10P30/204—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping characterised by the semiconductor materials into Group IV semiconductors
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P30/00—Ion implantation into wafers, substrates or parts of devices
    • H10P30/20—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping
    • H10P30/21—Ion implantation into wafers, substrates or parts of devices into semiconductor materials, e.g. for doping of electrically active species
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P32/00—Diffusion of dopants within, into or out of wafers, substrates or parts of devices
    • H10P32/10—Diffusion of dopants within, into or out of semiconductor bodies or layers
    • H10P32/14—Diffusion of dopants within, into or out of semiconductor bodies or layers within a single semiconductor body or layer in a solid phase; between different semiconductor bodies or layers, both in a solid phase
    • H10P32/1404—Diffusion of dopants within, into or out of semiconductor bodies or layers within a single semiconductor body or layer in a solid phase; between different semiconductor bodies or layers, both in a solid phase using predeposition followed by drive-in of impurities into the semiconductor surface, e.g. predeposition from a gaseous phase
    • H10P32/1406—Diffusion of dopants within, into or out of semiconductor bodies or layers within a single semiconductor body or layer in a solid phase; between different semiconductor bodies or layers, both in a solid phase using predeposition followed by drive-in of impurities into the semiconductor surface, e.g. predeposition from a gaseous phase by ion implantation
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P32/00—Diffusion of dopants within, into or out of wafers, substrates or parts of devices
    • H10P32/10—Diffusion of dopants within, into or out of semiconductor bodies or layers
    • H10P32/17—Diffusion of dopants within, into or out of semiconductor bodies or layers characterised by the semiconductor material
    • H10P32/171—Diffusion of dopants within, into or out of semiconductor bodies or layers characterised by the semiconductor material being group IV material
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P32/00—Diffusion of dopants within, into or out of wafers, substrates or parts of devices
    • H10P32/30—Diffusion for doping of conductive or resistive layers
    • H10P32/302—Doping polycrystalline silicon or amorphous silicon layers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10P—GENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P95/00—Generic processes or apparatus for manufacture or treatments not covered by the other groups of this subclass
    • H10P95/90—Thermal treatments, e.g. annealing or sintering
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/01—Manufacture or treatment
    • H10W10/041—Manufacture or treatment of isolation regions comprising polycrystalline semiconductor materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W10/00—Isolation regions in semiconductor bodies between components of integrated devices
    • H10W10/40—Isolation regions comprising polycrystalline semiconductor materials
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W20/00—Interconnections in chips, wafers or substrates
    • H10W20/01—Manufacture or treatment
    • H10W20/021—Manufacture or treatment of interconnections within wafers or substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D1/00—Resistors, capacitors or inductors
    • H10D1/40—Resistors
    • H10D1/47—Resistors having no potential barriers
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D1/00—Resistors, capacitors or inductors
    • H10D1/60—Capacitors
    • H10D1/62—Capacitors having potential barriers
    • H10D1/66—Conductor-insulator-semiconductor capacitors, e.g. MOS capacitors
    • H10D1/665—Trench conductor-insulator-semiconductor capacitors, e.g. trench MOS capacitors

Landscapes

  • Element Separation (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
JP2017528424A 2014-11-26 2015-11-24 ディープトレンチ充填のためのポリサンドイッチ Active JP6838829B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/555,300 2014-11-26
US14/555,300 US9401410B2 (en) 2014-11-26 2014-11-26 Poly sandwich for deep trench fill
PCT/US2015/062265 WO2016085900A1 (en) 2014-11-26 2015-11-24 Poly sandwich for deep trench fill

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2020218162A Division JP7189403B2 (ja) 2014-11-26 2020-12-28 ディープトレンチ充填のためのポリサンドイッチ

Publications (3)

Publication Number Publication Date
JP2018503976A JP2018503976A (ja) 2018-02-08
JP2018503976A5 JP2018503976A5 (enExample) 2018-12-27
JP6838829B2 true JP6838829B2 (ja) 2021-03-03

Family

ID=56011017

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2017528424A Active JP6838829B2 (ja) 2014-11-26 2015-11-24 ディープトレンチ充填のためのポリサンドイッチ
JP2020218162A Active JP7189403B2 (ja) 2014-11-26 2020-12-28 ディープトレンチ充填のためのポリサンドイッチ

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2020218162A Active JP7189403B2 (ja) 2014-11-26 2020-12-28 ディープトレンチ充填のためのポリサンドイッチ

Country Status (5)

Country Link
US (3) US9401410B2 (enExample)
EP (1) EP3224860B1 (enExample)
JP (2) JP6838829B2 (enExample)
CN (2) CN115863250A (enExample)
WO (1) WO2016085900A1 (enExample)

Families Citing this family (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107623028B (zh) * 2016-07-13 2021-02-19 环球晶圆股份有限公司 半导体基板及其加工方法
US10910223B2 (en) * 2016-07-29 2021-02-02 Taiwan Semiconductor Manufacturing Company, Ltd. Doping through diffusion and epitaxy profile shaping
US9786665B1 (en) 2016-08-16 2017-10-10 Texas Instruments Incorporated Dual deep trenches for high voltage isolation
US10355072B2 (en) * 2017-02-24 2019-07-16 Globalfoundries Singapore Pte. Ltd. Power trench capacitor compatible with deep trench isolation process
CN110832617B (zh) * 2017-03-13 2024-04-16 德克萨斯仪器股份有限公司 具有下沉接触件的晶体管器件及其制造方法
US10163680B1 (en) * 2017-09-19 2018-12-25 Texas Instruments Incorporated Sinker to buried layer connection region for narrow deep trenches
US10559650B2 (en) * 2018-01-23 2020-02-11 Texas Instruments Incorporated Trench capacitor with warpage reduction
CN111128852B (zh) * 2018-10-30 2023-05-05 台湾积体电路制造股份有限公司 硅晶绝缘体结构、半导体结构以及形成半导体结构的方法
US11894381B2 (en) 2018-10-30 2024-02-06 Taiwan Semiconductor Manufacturing Co., Ltd. Structures and methods for trench isolation
US10811543B2 (en) * 2018-12-26 2020-10-20 Texas Instruments Incorporated Semiconductor device with deep trench isolation and trench capacitor
US11756794B2 (en) 2019-11-01 2023-09-12 Texas Instruments Incorporated IC with deep trench polysilicon oxidation
US11682578B2 (en) * 2020-07-30 2023-06-20 Taiwan Semiconductor Manufacturing Co., Ltd. Multilayer isolation structure for high voltage silicon-on-insulator device
KR102823329B1 (ko) * 2020-09-14 2025-06-23 에스케이하이닉스 주식회사 반도체 장치 및 그의 제조방법
KR20230022369A (ko) 2021-08-06 2023-02-15 삼성전자주식회사 이미지 센서 및 그 제조 방법
US12237222B2 (en) * 2021-10-28 2025-02-25 Changxin Memory Technologies, Inc. Method for manufacturing semiconductor device and same
CN117747422B (zh) * 2024-02-21 2024-04-16 中国科学院长春光学精密机械与物理研究所 一种低应力深沟槽多晶栅及其制备方法
CN119053152A (zh) * 2024-10-25 2024-11-29 杭州积海半导体有限公司 eDRAM器件的形成方法

Family Cites Families (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6079737A (ja) * 1983-10-05 1985-05-07 Nec Corp 半導体装置の製造方法
US4666556A (en) 1986-05-12 1987-05-19 International Business Machines Corporation Trench sidewall isolation by polysilicon oxidation
US4728623A (en) * 1986-10-03 1988-03-01 International Business Machines Corporation Fabrication method for forming a self-aligned contact window and connection in an epitaxial layer and device structures employing the method
US4819052A (en) * 1986-12-22 1989-04-04 Texas Instruments Incorporated Merged bipolar/CMOS technology using electrically active trench
US4980747A (en) 1986-12-22 1990-12-25 Texas Instruments Inc. Deep trench isolation with surface contact to substrate
US5015594A (en) * 1988-10-24 1991-05-14 International Business Machines Corporation Process of making BiCMOS devices having closely spaced device regions
JP2625602B2 (ja) * 1991-01-18 1997-07-02 インターナショナル・ビジネス・マシーンズ・コーポレイション 集積回路デバイスの製造プロセス
US5192708A (en) * 1991-04-29 1993-03-09 International Business Machines Corporation Sub-layer contact technique using in situ doped amorphous silicon and solid phase recrystallization
JP3148766B2 (ja) * 1991-11-19 2001-03-26 株式会社デンソー 半導体装置
JPH05166823A (ja) * 1991-12-16 1993-07-02 Fujitsu Ltd 半導体装置の製造方法
JPH0799771B2 (ja) * 1992-06-26 1995-10-25 インターナショナル・ビジネス・マシーンズ・コーポレイション 皮膜中の応力を制御する方法
JP3052975B2 (ja) * 1993-02-02 2000-06-19 株式会社デンソー 半導体装置
JPH08236614A (ja) * 1995-02-27 1996-09-13 Nippondenso Co Ltd 半導体装置の製造方法
US6218722B1 (en) 1997-02-14 2001-04-17 Gennum Corporation Antifuse based on silicided polysilicon bipolar transistor
US6310375B1 (en) * 1998-04-06 2001-10-30 Siemens Aktiengesellschaft Trench capacitor with isolation collar and corresponding manufacturing method
US6262453B1 (en) * 1998-04-24 2001-07-17 Magepower Semiconductor Corp. Double gate-oxide for reducing gate-drain capacitance in trenched DMOS with high-dopant concentration buried-region under trenched gate
JP4686829B2 (ja) * 1999-09-17 2011-05-25 ソニー株式会社 半導体装置および半導体装置の製造方法
JP2001244328A (ja) * 2000-02-29 2001-09-07 Denso Corp 半導体装置の製造方法
JP3898024B2 (ja) * 2001-10-19 2007-03-28 Ｎｅｃエレクトロニクス株式会社 集積回路及びその製造方法
US6576516B1 (en) * 2001-12-31 2003-06-10 General Semiconductor, Inc. High voltage power MOSFET having a voltage sustaining region that includes doped columns formed by trench etching and diffusion from regions of oppositely doped polysilicon
US6943426B2 (en) 2002-08-14 2005-09-13 Advanced Analogic Technologies, Inc. Complementary analog bipolar transistors with trench-constrained isolation diffusion
US7041572B2 (en) * 2002-10-25 2006-05-09 Vanguard International Semiconductor Corporation Fabrication method for a deep trench isolation structure of a high-voltage device
CN100437970C (zh) * 2003-03-07 2008-11-26 琥珀波系统公司 一种结构及用于形成半导体结构的方法
US7109097B2 (en) * 2004-12-14 2006-09-19 Applied Materials, Inc. Process sequence for doped silicon fill of deep trenches
GB0507157D0 (en) * 2005-04-08 2005-05-18 Ami Semiconductor Belgium Bvba Double trench for isolation of semiconductor devices
US7723204B2 (en) * 2006-03-27 2010-05-25 Freescale Semiconductor, Inc. Semiconductor device with a multi-plate isolation structure
US7410862B2 (en) * 2006-04-28 2008-08-12 International Business Machines Corporation Trench capacitor and method for fabricating the same
US7982284B2 (en) * 2006-06-28 2011-07-19 Infineon Technologies Ag Semiconductor component including an isolation structure and a contact to the substrate
US8815654B2 (en) * 2007-06-14 2014-08-26 International Business Machines Corporation Vertical current controlled silicon on insulator (SOI) device such as a silicon controlled rectifier and method of forming vertical SOI current controlled devices
JP2010062315A (ja) * 2008-09-03 2010-03-18 Sanyo Electric Co Ltd 半導体装置
JP5729745B2 (ja) * 2009-09-15 2015-06-03 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
US8334190B2 (en) 2010-05-07 2012-12-18 Texas Instruments Incorporated Single step CMP for polishing three or more layer film stacks
TWI419334B (zh) * 2011-10-18 2013-12-11 Great Power Semiconductor Corp 提升崩潰電壓之溝槽式功率半導體元件及其製造方法
US9293357B2 (en) 2012-07-02 2016-03-22 Texas Instruments Incorporated Sinker with a reduced width
JP5887233B2 (ja) * 2012-09-10 2016-03-16 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法
US9160949B2 (en) * 2013-04-01 2015-10-13 Omnivision Technologies, Inc. Enhanced photon detection device with biased deep trench isolation

Also Published As

Publication number Publication date
JP2018503976A (ja) 2018-02-08
JP7189403B2 (ja) 2022-12-14
US20160308007A1 (en) 2016-10-20
US20160149011A1 (en) 2016-05-26
CN115863250A (zh) 2023-03-28
US20170125528A1 (en) 2017-05-04
US9583579B2 (en) 2017-02-28
EP3224860A1 (en) 2017-10-04
WO2016085900A1 (en) 2016-06-02
EP3224860B1 (en) 2019-08-28
EP3224860A4 (en) 2018-07-25
US9865691B2 (en) 2018-01-09
US9401410B2 (en) 2016-07-26
JP2021061432A (ja) 2021-04-15
CN107004632A (zh) 2017-08-01

Similar Documents

Publication Publication Date Title
JP7189403B2 (ja) ディープトレンチ充填のためのポリサンドイッチ
KR101251309B1 (ko) 트렌치 구조들을 가진 반도체 장치 및 이의 제조방법
US9099321B2 (en) Method for fabricating power semiconductor device
KR20120047032A (ko) 반도체 소자 및 이의 제조 방법
US9431286B1 (en) Deep trench with self-aligned sinker
CN105633042B (zh) 超高纵横比接触件
US9691751B2 (en) In-situ doped polysilicon filler for trenches
CN103545208B (zh) 半导体器件制造方法
TWI783011B (zh) 半導體裝置與其形成方法
US9984939B2 (en) Well implantation process for FinFET device
US9673273B2 (en) High breakdown n-type buried layer
US8835264B1 (en) Method for fabricating power semiconductor device
KR101194884B1 (ko) 반도체 소자 및 그 형성방법
CN106816414B (zh) 鳍式场效应晶体管的形成方法
JP6059333B2 (ja) 半導体装置及びその製造方法
TW201803022A (zh) 半導體元件結構以及在基板中形成半導體插塞的方法
KR101708292B1 (ko) 반도체 장치 제조방법
JP2011187759A (ja) 半導体装置およびその製造方法
KR20140078296A (ko) 반도체 메모리 소자 및 이의 제조 방법

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20170526

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20181112

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20181112

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20200115

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20200407

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20200612

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20200715

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20200729

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20200802

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20200902

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20210104

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20201231

C60 Trial request (containing other claim documents, opposition documents)

Free format text: JAPANESE INTERMEDIATE CODE: C60

Effective date: 20201231

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20210113

C21 Notice of transfer of a case for reconsideration by examiners before appeal proceedings

Free format text: JAPANESE INTERMEDIATE CODE: C21

Effective date: 20210120

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20210210

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20210210

R150 Certificate of patent or registration of utility model

Ref document number: 6838829

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20210218

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20210323

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20210602

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250