JP6838829B2 - ディープトレンチ充填のためのポリサンドイッチ - Google Patents
ディープトレンチ充填のためのポリサンドイッチ Download PDFInfo
- Publication number
- JP6838829B2 JP6838829B2 JP2017528424A JP2017528424A JP6838829B2 JP 6838829 B2 JP6838829 B2 JP 6838829B2 JP 2017528424 A JP2017528424 A JP 2017528424A JP 2017528424 A JP2017528424 A JP 2017528424A JP 6838829 B2 JP6838829 B2 JP 6838829B2
- Authority
- JP
- Japan
- Prior art keywords
- layer
- polysilicon
- deep trench
- substrate
- forming
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims description 122
- 229920005591 polysilicon Polymers 0.000 claims description 121
- 239000004065 semiconductor Substances 0.000 claims description 101
- 239000000758 substrate Substances 0.000 claims description 60
- 239000002019 doping agent Substances 0.000 claims description 44
- 238000000034 method Methods 0.000 claims description 44
- 239000000463 material Substances 0.000 claims description 31
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 16
- 238000000137 annealing Methods 0.000 claims description 12
- 235000012239 silicon dioxide Nutrition 0.000 claims description 8
- 239000000377 silicon dioxide Substances 0.000 claims description 8
- 239000012299 nitrogen atmosphere Substances 0.000 claims description 2
- 230000005611 electricity Effects 0.000 claims 1
- 238000004519 manufacturing process Methods 0.000 description 15
- 230000008569 process Effects 0.000 description 15
- 150000004767 nitrides Chemical class 0.000 description 13
- 230000015572 biosynthetic process Effects 0.000 description 5
- 238000005530 etching Methods 0.000 description 5
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 4
- 239000003989 dielectric material Substances 0.000 description 4
- 229910052710 silicon Inorganic materials 0.000 description 4
- 239000010703 silicon Substances 0.000 description 4
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 3
- BOTDANWDWHJENH-UHFFFAOYSA-N Tetraethyl orthosilicate Chemical compound CCO[Si](OCC)(OCC)OCC BOTDANWDWHJENH-UHFFFAOYSA-N 0.000 description 3
- 229910052796 boron Inorganic materials 0.000 description 3
- QGZKDVFQNNGYKY-UHFFFAOYSA-N Ammonia Chemical compound N QGZKDVFQNNGYKY-UHFFFAOYSA-N 0.000 description 2
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 2
- BLRPTPMANUNPDV-UHFFFAOYSA-N Silane Chemical compound [SiH4] BLRPTPMANUNPDV-UHFFFAOYSA-N 0.000 description 2
- 239000003990 capacitor Substances 0.000 description 2
- 238000009792 diffusion process Methods 0.000 description 2
- 239000007789 gas Substances 0.000 description 2
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 2
- 229910052698 phosphorus Inorganic materials 0.000 description 2
- 239000011574 phosphorus Substances 0.000 description 2
- 238000001020 plasma etching Methods 0.000 description 2
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 2
- 229910000077 silane Inorganic materials 0.000 description 2
- GYHNNYVSQQEPJS-UHFFFAOYSA-N Gallium Chemical compound [Ga] GYHNNYVSQQEPJS-UHFFFAOYSA-N 0.000 description 1
- 229910052581 Si3N4 Inorganic materials 0.000 description 1
- 230000004913 activation Effects 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 229910021529 ammonia Inorganic materials 0.000 description 1
- 229910052785 arsenic Inorganic materials 0.000 description 1
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 1
- 238000005229 chemical vapour deposition Methods 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 238000009826 distribution Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 229910052731 fluorine Inorganic materials 0.000 description 1
- 239000011737 fluorine Substances 0.000 description 1
- 229910052733 gallium Inorganic materials 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 229910052738 indium Inorganic materials 0.000 description 1
- APFVFJFRJDLVQX-UHFFFAOYSA-N indium atom Chemical compound [In] APFVFJFRJDLVQX-UHFFFAOYSA-N 0.000 description 1
- 238000002347 injection Methods 0.000 description 1
- 239000007924 injection Substances 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 229920002120 photoresistant polymer Polymers 0.000 description 1
- 238000005498 polishing Methods 0.000 description 1
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 description 1
- 239000000126 substance Substances 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/20—Electrodes characterised by their shapes, relative sizes or dispositions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02109—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
- H01L21/02112—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
- H01L21/02123—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
- H01L21/02164—Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02107—Forming insulating materials on a substrate
- H01L21/02225—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer
- H01L21/02227—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process
- H01L21/02255—Forming insulating materials on a substrate characterised by the process for the formation of the insulating layer formation by a process other than a deposition process formation by thermal treatment
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02521—Materials
- H01L21/02524—Group 14 semiconducting materials
- H01L21/02532—Silicon, silicon germanium, germanium
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/02104—Forming layers
- H01L21/02365—Forming inorganic semiconducting materials on a substrate
- H01L21/02518—Deposited layers
- H01L21/02587—Structure
- H01L21/0259—Microstructure
- H01L21/02595—Microstructure polycrystalline
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/22—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities
- H01L21/225—Diffusion of impurity materials, e.g. doping materials, electrode materials, into or out of a semiconductor body, or between semiconductor regions; Interactions between two or more impurities; Redistribution of impurities using diffusion into or out of a solid from or into a solid phase, e.g. a doped oxide layer
- H01L21/2251—Diffusion into or out of group IV semiconductors
- H01L21/2252—Diffusion into or out of group IV semiconductors using predeposition of impurities into the semiconductor surface, e.g. from a gaseous phase
- H01L21/2253—Diffusion into or out of group IV semiconductors using predeposition of impurities into the semiconductor surface, e.g. from a gaseous phase by ion implantation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26506—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors
- H01L21/26513—Bombardment with radiation with high-energy radiation producing ion implantation in group IV semiconductors of electrically active species
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
- H01L21/321—After treatment
- H01L21/3215—Doping the layers
- H01L21/32155—Doping polycristalline - or amorphous silicon layers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/324—Thermal treatment for modifying the properties of semiconductor bodies, e.g. annealing, sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/74—Making of localized buried regions, e.g. buried collector layers, internal connections substrate contacts
- H01L21/743—Making of internal connections, substrate contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/763—Polycrystalline semiconductor regions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/60—Capacitors
- H10D1/68—Capacitors having no potential barriers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/111—Field plates
- H10D64/117—Recessed field plates, e.g. trench field plates or buried field plates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D64/00—Electrodes of devices having potential barriers
- H10D64/60—Electrodes characterised by their materials
- H10D64/62—Electrodes ohmically coupled to a semiconductor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/40—Resistors
- H10D1/47—Resistors having no potential barriers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D1/00—Resistors, capacitors or inductors
- H10D1/60—Capacitors
- H10D1/62—Capacitors having potential barriers
- H10D1/66—Conductor-insulator-semiconductor capacitors, e.g. MOS capacitors
- H10D1/665—Trench conductor-insulator-semiconductor capacitors, e.g. trench MOS capacitors
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- High Energy & Nuclear Physics (AREA)
- Toxicology (AREA)
- Health & Medical Sciences (AREA)
- Element Separation (AREA)
- Electrodes Of Semiconductors (AREA)
- Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US14/555,300 | 2014-11-26 | ||
| US14/555,300 US9401410B2 (en) | 2014-11-26 | 2014-11-26 | Poly sandwich for deep trench fill |
| PCT/US2015/062265 WO2016085900A1 (en) | 2014-11-26 | 2015-11-24 | Poly sandwich for deep trench fill |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2020218162A Division JP7189403B2 (ja) | 2014-11-26 | 2020-12-28 | ディープトレンチ充填のためのポリサンドイッチ |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2018503976A JP2018503976A (ja) | 2018-02-08 |
| JP2018503976A5 JP2018503976A5 (enExample) | 2018-12-27 |
| JP6838829B2 true JP6838829B2 (ja) | 2021-03-03 |
Family
ID=56011017
Family Applications (2)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2017528424A Active JP6838829B2 (ja) | 2014-11-26 | 2015-11-24 | ディープトレンチ充填のためのポリサンドイッチ |
| JP2020218162A Active JP7189403B2 (ja) | 2014-11-26 | 2020-12-28 | ディープトレンチ充填のためのポリサンドイッチ |
Family Applications After (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2020218162A Active JP7189403B2 (ja) | 2014-11-26 | 2020-12-28 | ディープトレンチ充填のためのポリサンドイッチ |
Country Status (5)
| Country | Link |
|---|---|
| US (3) | US9401410B2 (enExample) |
| EP (1) | EP3224860B1 (enExample) |
| JP (2) | JP6838829B2 (enExample) |
| CN (2) | CN115863250A (enExample) |
| WO (1) | WO2016085900A1 (enExample) |
Families Citing this family (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN107623028B (zh) * | 2016-07-13 | 2021-02-19 | 环球晶圆股份有限公司 | 半导体基板及其加工方法 |
| US10910223B2 (en) | 2016-07-29 | 2021-02-02 | Taiwan Semiconductor Manufacturing Company, Ltd. | Doping through diffusion and epitaxy profile shaping |
| US9786665B1 (en) * | 2016-08-16 | 2017-10-10 | Texas Instruments Incorporated | Dual deep trenches for high voltage isolation |
| US10355072B2 (en) * | 2017-02-24 | 2019-07-16 | Globalfoundries Singapore Pte. Ltd. | Power trench capacitor compatible with deep trench isolation process |
| WO2018165809A1 (en) * | 2017-03-13 | 2018-09-20 | Texas Instruments Incorporated | Transistor device with sinker contacts and methods for manufacturing the same |
| US10163680B1 (en) * | 2017-09-19 | 2018-12-25 | Texas Instruments Incorporated | Sinker to buried layer connection region for narrow deep trenches |
| US10559650B2 (en) * | 2018-01-23 | 2020-02-11 | Texas Instruments Incorporated | Trench capacitor with warpage reduction |
| US11894381B2 (en) | 2018-10-30 | 2024-02-06 | Taiwan Semiconductor Manufacturing Co., Ltd. | Structures and methods for trench isolation |
| CN111128852B (zh) * | 2018-10-30 | 2023-05-05 | 台湾积体电路制造股份有限公司 | 硅晶绝缘体结构、半导体结构以及形成半导体结构的方法 |
| US10811543B2 (en) * | 2018-12-26 | 2020-10-20 | Texas Instruments Incorporated | Semiconductor device with deep trench isolation and trench capacitor |
| US11756794B2 (en) | 2019-11-01 | 2023-09-12 | Texas Instruments Incorporated | IC with deep trench polysilicon oxidation |
| US11682578B2 (en) * | 2020-07-30 | 2023-06-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Multilayer isolation structure for high voltage silicon-on-insulator device |
| KR102823329B1 (ko) * | 2020-09-14 | 2025-06-23 | 에스케이하이닉스 주식회사 | 반도체 장치 및 그의 제조방법 |
| KR20230022369A (ko) | 2021-08-06 | 2023-02-15 | 삼성전자주식회사 | 이미지 센서 및 그 제조 방법 |
| US12237222B2 (en) * | 2021-10-28 | 2025-02-25 | Changxin Memory Technologies, Inc. | Method for manufacturing semiconductor device and same |
| CN117747422B (zh) * | 2024-02-21 | 2024-04-16 | 中国科学院长春光学精密机械与物理研究所 | 一种低应力深沟槽多晶栅及其制备方法 |
| CN119053152A (zh) * | 2024-10-25 | 2024-11-29 | 杭州积海半导体有限公司 | eDRAM器件的形成方法 |
Family Cites Families (31)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS6079737A (ja) * | 1983-10-05 | 1985-05-07 | Nec Corp | 半導体装置の製造方法 |
| US4666556A (en) | 1986-05-12 | 1987-05-19 | International Business Machines Corporation | Trench sidewall isolation by polysilicon oxidation |
| US4728623A (en) * | 1986-10-03 | 1988-03-01 | International Business Machines Corporation | Fabrication method for forming a self-aligned contact window and connection in an epitaxial layer and device structures employing the method |
| US4980747A (en) | 1986-12-22 | 1990-12-25 | Texas Instruments Inc. | Deep trench isolation with surface contact to substrate |
| US4819052A (en) * | 1986-12-22 | 1989-04-04 | Texas Instruments Incorporated | Merged bipolar/CMOS technology using electrically active trench |
| US5015594A (en) * | 1988-10-24 | 1991-05-14 | International Business Machines Corporation | Process of making BiCMOS devices having closely spaced device regions |
| JP2625602B2 (ja) * | 1991-01-18 | 1997-07-02 | インターナショナル・ビジネス・マシーンズ・コーポレイション | 集積回路デバイスの製造プロセス |
| US5192708A (en) * | 1991-04-29 | 1993-03-09 | International Business Machines Corporation | Sub-layer contact technique using in situ doped amorphous silicon and solid phase recrystallization |
| JP3148766B2 (ja) * | 1991-11-19 | 2001-03-26 | 株式会社デンソー | 半導体装置 |
| JPH0799771B2 (ja) * | 1992-06-26 | 1995-10-25 | インターナショナル・ビジネス・マシーンズ・コーポレイション | 皮膜中の応力を制御する方法 |
| JP3052975B2 (ja) * | 1993-02-02 | 2000-06-19 | 株式会社デンソー | 半導体装置 |
| JPH08236614A (ja) * | 1995-02-27 | 1996-09-13 | Nippondenso Co Ltd | 半導体装置の製造方法 |
| US6218722B1 (en) | 1997-02-14 | 2001-04-17 | Gennum Corporation | Antifuse based on silicided polysilicon bipolar transistor |
| US6262453B1 (en) * | 1998-04-24 | 2001-07-17 | Magepower Semiconductor Corp. | Double gate-oxide for reducing gate-drain capacitance in trenched DMOS with high-dopant concentration buried-region under trenched gate |
| JP4686829B2 (ja) | 1999-09-17 | 2011-05-25 | ソニー株式会社 | 半導体装置および半導体装置の製造方法 |
| JP2001244328A (ja) * | 2000-02-29 | 2001-09-07 | Denso Corp | 半導体装置の製造方法 |
| JP3898024B2 (ja) | 2001-10-19 | 2007-03-28 | Necエレクトロニクス株式会社 | 集積回路及びその製造方法 |
| US6576516B1 (en) * | 2001-12-31 | 2003-06-10 | General Semiconductor, Inc. | High voltage power MOSFET having a voltage sustaining region that includes doped columns formed by trench etching and diffusion from regions of oppositely doped polysilicon |
| US6943426B2 (en) | 2002-08-14 | 2005-09-13 | Advanced Analogic Technologies, Inc. | Complementary analog bipolar transistors with trench-constrained isolation diffusion |
| US7041572B2 (en) * | 2002-10-25 | 2006-05-09 | Vanguard International Semiconductor Corporation | Fabrication method for a deep trench isolation structure of a high-voltage device |
| CN100437970C (zh) * | 2003-03-07 | 2008-11-26 | 琥珀波系统公司 | 一种结构及用于形成半导体结构的方法 |
| US7109097B2 (en) * | 2004-12-14 | 2006-09-19 | Applied Materials, Inc. | Process sequence for doped silicon fill of deep trenches |
| GB0507157D0 (en) * | 2005-04-08 | 2005-05-18 | Ami Semiconductor Belgium Bvba | Double trench for isolation of semiconductor devices |
| US7723204B2 (en) * | 2006-03-27 | 2010-05-25 | Freescale Semiconductor, Inc. | Semiconductor device with a multi-plate isolation structure |
| US7410862B2 (en) * | 2006-04-28 | 2008-08-12 | International Business Machines Corporation | Trench capacitor and method for fabricating the same |
| JP2010062315A (ja) * | 2008-09-03 | 2010-03-18 | Sanyo Electric Co Ltd | 半導体装置 |
| JP5729745B2 (ja) * | 2009-09-15 | 2015-06-03 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
| US8334190B2 (en) | 2010-05-07 | 2012-12-18 | Texas Instruments Incorporated | Single step CMP for polishing three or more layer film stacks |
| US9293357B2 (en) | 2012-07-02 | 2016-03-22 | Texas Instruments Incorporated | Sinker with a reduced width |
| JP5887233B2 (ja) * | 2012-09-10 | 2016-03-16 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
| US9160949B2 (en) * | 2013-04-01 | 2015-10-13 | Omnivision Technologies, Inc. | Enhanced photon detection device with biased deep trench isolation |
-
2014
- 2014-11-26 US US14/555,300 patent/US9401410B2/en active Active
-
2015
- 2015-11-24 CN CN202211649776.7A patent/CN115863250A/zh active Pending
- 2015-11-24 JP JP2017528424A patent/JP6838829B2/ja active Active
- 2015-11-24 CN CN201580063337.XA patent/CN107004632A/zh active Pending
- 2015-11-24 WO PCT/US2015/062265 patent/WO2016085900A1/en not_active Ceased
- 2015-11-24 EP EP15862620.0A patent/EP3224860B1/en active Active
-
2016
- 2016-06-24 US US15/191,656 patent/US9583579B2/en active Active
-
2017
- 2017-01-11 US US15/403,748 patent/US9865691B2/en active Active
-
2020
- 2020-12-28 JP JP2020218162A patent/JP7189403B2/ja active Active
Also Published As
| Publication number | Publication date |
|---|---|
| US20170125528A1 (en) | 2017-05-04 |
| US20160149011A1 (en) | 2016-05-26 |
| JP7189403B2 (ja) | 2022-12-14 |
| US9865691B2 (en) | 2018-01-09 |
| EP3224860A4 (en) | 2018-07-25 |
| JP2018503976A (ja) | 2018-02-08 |
| EP3224860B1 (en) | 2019-08-28 |
| EP3224860A1 (en) | 2017-10-04 |
| CN107004632A (zh) | 2017-08-01 |
| US9583579B2 (en) | 2017-02-28 |
| CN115863250A (zh) | 2023-03-28 |
| US20160308007A1 (en) | 2016-10-20 |
| US9401410B2 (en) | 2016-07-26 |
| WO2016085900A1 (en) | 2016-06-02 |
| JP2021061432A (ja) | 2021-04-15 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP7189403B2 (ja) | ディープトレンチ充填のためのポリサンドイッチ | |
| US9099321B2 (en) | Method for fabricating power semiconductor device | |
| KR20120047032A (ko) | 반도체 소자 및 이의 제조 방법 | |
| US9691751B2 (en) | In-situ doped polysilicon filler for trenches | |
| CN105633042B (zh) | 超高纵横比接触件 | |
| KR20060120488A (ko) | 트렌치 구조들을 가진 반도체 장치 및 이의 제조방법 | |
| TWI783011B (zh) | 半導體裝置與其形成方法 | |
| US9431286B1 (en) | Deep trench with self-aligned sinker | |
| US20100148269A1 (en) | Tunable spacers for improved gapfill | |
| US9984939B2 (en) | Well implantation process for FinFET device | |
| US9673273B2 (en) | High breakdown n-type buried layer | |
| US8835264B1 (en) | Method for fabricating power semiconductor device | |
| KR101194884B1 (ko) | 반도체 소자 및 그 형성방법 | |
| CN106816414B (zh) | 鳍式场效应晶体管的形成方法 | |
| JP6059333B2 (ja) | 半導体装置及びその製造方法 | |
| TW201803022A (zh) | 半導體元件結構以及在基板中形成半導體插塞的方法 | |
| KR101708292B1 (ko) | 반도체 장치 제조방법 | |
| JP5588162B2 (ja) | 半導体装置の製造方法 | |
| JP2016100566A (ja) | Soiウエハの製造方法及びsoiウエハ | |
| JP2011187759A (ja) | 半導体装置およびその製造方法 | |
| KR20140078296A (ko) | 반도체 메모리 소자 및 이의 제조 방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20170526 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20181112 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20181112 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20200115 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20200407 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20200612 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20200715 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20200729 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20200802 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20200902 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20210104 Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20201231 |
|
| C60 | Trial request (containing other claim documents, opposition documents) |
Free format text: JAPANESE INTERMEDIATE CODE: C60 Effective date: 20201231 |
|
| A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20210113 |
|
| C21 | Notice of transfer of a case for reconsideration by examiners before appeal proceedings |
Free format text: JAPANESE INTERMEDIATE CODE: C21 Effective date: 20210120 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20210210 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20210210 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6838829 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20210218 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20210323 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20210602 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |