JP6629290B2 - 蓋部を用いる電気的デバイスの搭載方法、および、当該方法における使用に適した蓋部 - Google Patents
蓋部を用いる電気的デバイスの搭載方法、および、当該方法における使用に適した蓋部 Download PDFInfo
- Publication number
- JP6629290B2 JP6629290B2 JP2017503064A JP2017503064A JP6629290B2 JP 6629290 B2 JP6629290 B2 JP 6629290B2 JP 2017503064 A JP2017503064 A JP 2017503064A JP 2017503064 A JP2017503064 A JP 2017503064A JP 6629290 B2 JP6629290 B2 JP 6629290B2
- Authority
- JP
- Japan
- Prior art keywords
- lid
- substrate
- bonding
- contact
- joining
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title claims description 60
- 239000000758 substrate Substances 0.000 claims description 87
- 239000000463 material Substances 0.000 claims description 51
- 238000005304 joining Methods 0.000 claims description 45
- 229910000679 solder Inorganic materials 0.000 claims description 20
- 238000009792 diffusion process Methods 0.000 claims description 18
- 238000005245 sintering Methods 0.000 claims description 16
- 238000004519 manufacturing process Methods 0.000 claims description 11
- 239000004020 conductor Substances 0.000 claims description 8
- 238000005476 soldering Methods 0.000 claims description 7
- 230000008878 coupling Effects 0.000 claims description 3
- 238000010168 coupling process Methods 0.000 claims description 3
- 238000005859 coupling reaction Methods 0.000 claims description 3
- 230000008569 process Effects 0.000 description 15
- 230000008901 benefit Effects 0.000 description 8
- 238000002844 melting Methods 0.000 description 8
- 239000000919 ceramic Substances 0.000 description 6
- 239000010949 copper Substances 0.000 description 6
- 238000005516 engineering process Methods 0.000 description 6
- 229910045601 alloy Inorganic materials 0.000 description 5
- 239000000956 alloy Substances 0.000 description 5
- 238000003825 pressing Methods 0.000 description 5
- 238000003466 welding Methods 0.000 description 5
- 229910008433 SnCU Inorganic materials 0.000 description 4
- 238000001816 cooling Methods 0.000 description 4
- 238000010438 heat treatment Methods 0.000 description 4
- 230000008018 melting Effects 0.000 description 4
- RYGMFSIKBFXOCR-UHFFFAOYSA-N Copper Chemical compound [Cu] RYGMFSIKBFXOCR-UHFFFAOYSA-N 0.000 description 3
- BQCADISMDOOEFD-UHFFFAOYSA-N Silver Chemical compound [Ag] BQCADISMDOOEFD-UHFFFAOYSA-N 0.000 description 3
- 230000015572 biosynthetic process Effects 0.000 description 3
- 229910052802 copper Inorganic materials 0.000 description 3
- 229910052709 silver Inorganic materials 0.000 description 3
- 239000004332 silver Substances 0.000 description 3
- -1 and Advantageously Inorganic materials 0.000 description 2
- 238000000576 coating method Methods 0.000 description 2
- 229910000765 intermetallic Inorganic materials 0.000 description 2
- 239000002184 metal Substances 0.000 description 2
- 229910052751 metal Inorganic materials 0.000 description 2
- 238000012545 processing Methods 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 229910017770 Cu—Ag Inorganic materials 0.000 description 1
- 229910002601 GaN Inorganic materials 0.000 description 1
- 229910001218 Gallium arsenide Inorganic materials 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 229910020888 Sn-Cu Inorganic materials 0.000 description 1
- 229910020882 Sn-Cu-Ni Inorganic materials 0.000 description 1
- 229910007637 SnAg Inorganic materials 0.000 description 1
- 229910006414 SnNi Inorganic materials 0.000 description 1
- 229910019204 Sn—Cu Inorganic materials 0.000 description 1
- 229910052787 antimony Inorganic materials 0.000 description 1
- WATWJIUSRGPENY-UHFFFAOYSA-N antimony atom Chemical compound [Sb] WATWJIUSRGPENY-UHFFFAOYSA-N 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 239000011248 coating agent Substances 0.000 description 1
- 238000011109 contamination Methods 0.000 description 1
- 230000007547 defect Effects 0.000 description 1
- 238000013461 design Methods 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 230000005489 elastic deformation Effects 0.000 description 1
- 238000004100 electronic packaging Methods 0.000 description 1
- 238000009472 formulation Methods 0.000 description 1
- 229910000743 fusible alloy Inorganic materials 0.000 description 1
- PCHJSUWPFVWCPO-UHFFFAOYSA-N gold Chemical compound [Au] PCHJSUWPFVWCPO-UHFFFAOYSA-N 0.000 description 1
- 229910052737 gold Inorganic materials 0.000 description 1
- 239000010931 gold Substances 0.000 description 1
- 230000013011 mating Effects 0.000 description 1
- 239000011159 matrix material Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 239000000203 mixture Substances 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 238000000059 patterning Methods 0.000 description 1
- 230000008092 positive effect Effects 0.000 description 1
- 238000007639 printing Methods 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/12—Mountings, e.g. non-detachable insulating substrates
- H01L23/13—Mountings, e.g. non-detachable insulating substrates characterised by the shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/04—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls
- H01L23/053—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body
- H01L23/057—Containers; Seals characterised by the shape of the container or parts, e.g. caps, walls the container being a hollow construction and having an insulating or insulated base as a mounting for the semiconductor body the leads being parallel to the base
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4871—Bases, plates or heatsinks
- H01L21/4875—Connection or disconnection of other leads to or from bases or plates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
- H01L21/4814—Conductive parts
- H01L21/4871—Bases, plates or heatsinks
- H01L21/4882—Assembly of heatsink parts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3731—Ceramic materials or glass
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/36—Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
- H01L23/373—Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
- H01L23/3735—Laminates or multilayers, e.g. direct bond copper ceramic substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/34—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
- H01L23/46—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids
- H01L23/473—Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements involving the transfer of heat by flowing fluids by flowing liquids
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
- H01L23/49833—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers the chip support structure consisting of a plurality of insulating substrates
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L24/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29111—Tin [Sn] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/291—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29101—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
- H01L2224/29116—Lead [Pb] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29199—Material of the matrix
- H01L2224/29294—Material of the matrix with a principal constituent of the material being a liquid not provided for in groups H01L2224/292 - H01L2224/29291
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L2224/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
- H01L2224/29001—Core members of the layer connector
- H01L2224/29099—Material
- H01L2224/29198—Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
- H01L2224/29298—Fillers
- H01L2224/29299—Base material
- H01L2224/293—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/29338—Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/29339—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
- H01L2224/331—Disposition
- H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/33181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/75—Apparatus for connecting with bump connectors or layer connectors
- H01L2224/7525—Means for applying energy, e.g. heating means
- H01L2224/753—Means for applying energy, e.g. heating means by means of pressure
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8319—Arrangement of the layer connectors prior to mounting
- H01L2224/83192—Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83399—Material
- H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/83438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/83439—Silver [Ag] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83399—Material
- H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/83438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/83444—Gold [Au] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/8338—Bonding interfaces outside the semiconductor or solid-state body
- H01L2224/83399—Material
- H01L2224/834—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
- H01L2224/83438—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/83447—Copper [Cu] as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
- H01L2224/8382—Diffusion bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/8384—Sintering
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/02—Containers; Seals
- H01L23/10—Containers; Seals characterised by the material or arrangement of seals between parts, e.g. between cap and base of the container or between leads and walls of the container
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/28—Structure, shape, material or disposition of the layer connectors prior to the connecting process
- H01L24/29—Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L24/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L24/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies
- H01L24/75—Apparatus for connecting with bump connectors or layer connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/10251—Elemental semiconductors, i.e. Group IV
- H01L2924/10253—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1027—IV
- H01L2924/10272—Silicon Carbide [SiC]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/10329—Gallium arsenide [GaAs]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/102—Material of the semiconductor or solid state bodies
- H01L2924/1025—Semiconducting materials
- H01L2924/1026—Compound semiconductors
- H01L2924/1032—III-V
- H01L2924/1033—Gallium nitride [GaN]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/1517—Multilayer substrate
- H01L2924/15192—Resurf arrangement of the internal vias
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16152—Cap comprising a cavity for hosting the device, e.g. U-shaped cap
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/162—Disposition
- H01L2924/16235—Connecting to a semiconductor or solid-state bodies, i.e. cap-to-chip
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/162—Disposition
- H01L2924/16251—Connecting to an item not being a semiconductor or solid-state body, e.g. cap-to-substrate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/163—Connection portion, e.g. seal
- H01L2924/164—Material
- H01L2924/165—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/166—Material
- H01L2924/16786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/16787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/166—Material
- H01L2924/1679—Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- General Physics & Mathematics (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Chemical & Material Sciences (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Materials Engineering (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Pressure Welding/Diffusion-Bonding (AREA)
Description
温度範囲が200〜280℃である銀焼結ペースト(たとえば、ヘレウス社のマイクロボンドASPシリーズ(Microbond ASP)のmAgicペースト)
拡散はんだ結合部:
SnCu,SnAg,SnNi材料系、および、高融点の金属間化合物を形成できる他の材料系。この場合、たとえば以下のような種々の配合を使用することができる:
・低融点の合金(たとえばSnCu)から成る母材マトリクス中に高融点の粒子(たとえばCu)を拡散したものを含む1ペースト系、
・順次塗布法(高融点のCuの後に、SnCu合金)による2ペースト系、または、
・低融点の付加材料(たとえばSnCu合金)を高融点の界面(たとえばCu)間に被着し、プロセス条件下で拡散の濃度変化により高融点の接合区域を生成する手法。
Claims (9)
- 電気的なデバイス(12)を基板(13)上に搭載する方法であって、
前記デバイスは、前記基板側の下面(26)と、当該下面(26)とは反対側の上面(27)とを有し、
前記デバイス(12)の前記下面(26)を、前記基板(13)によって提供されるモジュールに機械的に結合し、
コンタクトパターン部(16)を介して、前記デバイス(12)の上面(27)と前記基板(13)の搭載面(23)とを機械的に結合し、
接合時に生じる複数の接合結合部は、少なくとも2つの異なる接合レベルに位置しており、
前記コンタクトパターン部(16)は、蓋部(11)の内側面において延在する導体路の形態であり、
搭載時に、
前記蓋部(11)を前記基板(13)の搭載面(23)に載置し、前記コンタクトパターン部(16)と当該基板(13)との機械的コンタクトを、当該基板(13)の搭載面(23)により成される第1の接合レベル(28)において形成し、
前記蓋部(11)は前記デバイス(12)を覆い、
前記蓋部(11)の内側面に、前記デバイスの上面(27)の高さにある第2の接合レベル(29)において、前記コンタクトパターン部(16)と当該デバイス(12)との電気的コンタクトが形成され、
先に前記基板(13)と前記デバイス(12)と前記蓋部(11)とを組み合わせてから、その後に、
前記第1の接合レベル(28)と前記第2の接合レベル(29)とにおいて前記デバイス(12)に前記接合結合部(35)を同一の作業工程で、昇温により、または昇温と昇圧とにより作製し、
前記蓋部(11)を前記基板(13)に載置する前に、前記コンタクトパターン部(16)のコンタクト面に付加材料(17)を設け、
前記接合結合部の作製を、拡散はんだまたは焼結により行う、
ことを特徴とする方法。 - 先に、第3の接合レベル(30)を成す、前記搭載面(23)とは反対側の裏面(24)で、前記基板(13)を部品(31)と組み合わせてから、その後に、
前記第1の接合レベル(28)と前記第2の接合レベル(29)とにおいて前記デバイス(12)に前記接合結合部(35)を作製する作業工程で、前記部品(31)と前記基板(13)との結合部も作製する、
請求項1記載の方法。 - 前記蓋部(11)は外部において、前記基板に対して平行に延在する平坦な面を有する、請求項1または2記載の方法。
- 前記基板(13)における搭載時に前記デバイス(12)と係合する少なくとも1つの接合面(15)が、前記内側面に設けられている、請求項1から3までのいずれか1項記載の方法。
- 前記接合面(15)を前記電気的なデバイス(12)の上面(27)と係合させ、前記接合面(15)と前記上面(27)との係合により生じるコンタクト面は、前記電気的コンタクト外に位置する、請求項4記載の方法。
- 基板(13)と、当該基板(13)上に搭載された少なくとも1つのデバイス(12)とを備えた電気的なモジュール用の蓋部であって、
前記基板上に載置できる支持面(21)と、
前記デバイスを収容できる空洞と、
を有し、
前記蓋部の内側面において延在するコンタクトパターン部(16)が設けられており、当該コンタクトパターン部(16)は前記支持面(21)から前記空洞(22)内まで繋がっており、
前記コンタクトパターン部(16)の端部は、それぞれ異なるレベルに位置し、当該端部には、付加材料(17)が被着されており、前記支持面(21)は、前記付加材料(17)によって実現されており、
前記付加材料(17)は、拡散はんだまたは焼結材料から成り、
前記蓋部は、異なるレベルの複数の面を有する1つの部品として構成されている、
ことを特徴とする蓋部。 - 前記蓋部はLTCC部品またはMID部品として構成されている、請求項6記載の蓋部。
- 前記支持面(21)は前記蓋部(11)の縁部によって形成されている、請求項6または7記載の蓋部。
- 前記蓋部(11)の外側面は平坦である、請求項6から8までのいずれか1項記載の蓋部。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE102014206601.8A DE102014206601A1 (de) | 2014-04-04 | 2014-04-04 | Verfahren zum Montieren eines elektrischen Bauelements, bei der eine Haube zum Einsatz kommt, und zur Anwendung in diesem Verfahren geeignete Haube |
DE102014206601.8 | 2014-04-04 | ||
PCT/EP2015/056912 WO2015150335A1 (de) | 2014-04-04 | 2015-03-30 | Verfahren zum montieren eines elektrischen bauelements, bei der eine haube zum einsatz kommt, und zur anwendung in diesem verfahren geeignete haube |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2017515317A JP2017515317A (ja) | 2017-06-08 |
JP6629290B2 true JP6629290B2 (ja) | 2020-01-15 |
Family
ID=52814083
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2017503064A Active JP6629290B2 (ja) | 2014-04-04 | 2015-03-30 | 蓋部を用いる電気的デバイスの搭載方法、および、当該方法における使用に適した蓋部 |
Country Status (6)
Country | Link |
---|---|
US (1) | US11424170B2 (ja) |
EP (1) | EP3103138B1 (ja) |
JP (1) | JP6629290B2 (ja) |
CN (1) | CN106133892B (ja) |
DE (1) | DE102014206601A1 (ja) |
WO (1) | WO2015150335A1 (ja) |
Families Citing this family (13)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE102014206608A1 (de) | 2014-04-04 | 2015-10-08 | Siemens Aktiengesellschaft | Verfahren zum Montieren eines elektrischen Bauelements, bei der eine Haube zum Einsatz kommt, und zur Anwendung in diesem Verfahren geeignete Haube |
DE102014206601A1 (de) | 2014-04-04 | 2015-10-08 | Siemens Aktiengesellschaft | Verfahren zum Montieren eines elektrischen Bauelements, bei der eine Haube zum Einsatz kommt, und zur Anwendung in diesem Verfahren geeignete Haube |
DE102016208498A1 (de) | 2016-05-18 | 2017-11-23 | Siemens Aktiengesellschaft | Elektronische Baugruppe mit zwischen zwei Schaltungsträgern befindlichen Bauelement und Verfahren zu deren Herstellung |
EP3246941A1 (de) | 2016-05-18 | 2017-11-22 | Siemens Aktiengesellschaft | Elektronische baugruppe mit einem zwischen zwei schaltungsträgern angeordneten bauelement und verfahren zum fügen einer solchen baugruppe |
EP3399546A1 (de) | 2017-05-02 | 2018-11-07 | Siemens Aktiengesellschaft | Elektronische baugruppe mit einem zwischen zwei substraten eingebauten bauelement und verfahren zu dessen herstellung |
DE102017207329A1 (de) | 2017-05-02 | 2018-11-08 | Siemens Aktiengesellschaft | Elektronische Baugruppe mit einem zwischen zwei Substraten eingebauten Bauelement und Verfahren zu dessen Herstellung |
US10910325B2 (en) | 2017-05-29 | 2021-02-02 | Intel Corporation | Integrated circuit packages with conductive element having cavities housing electrically connected embedded components |
DE102017211330A1 (de) * | 2017-07-04 | 2019-01-10 | Siemens Aktiengesellschaft | Toleranzausgleichselement für Schaltbilder |
US20200006166A1 (en) * | 2018-06-28 | 2020-01-02 | Intel Corporation | Microelectronic assemblies |
CN109494198A (zh) * | 2018-12-05 | 2019-03-19 | 河北中瓷电子科技有限公司 | 陶瓷封装外壳制备方法及陶瓷封装外壳 |
DE102020109555A1 (de) * | 2020-04-06 | 2021-10-07 | Infineon Technologies Ag | Eingehäuste halbleitervorrichtung und verfahren zur herstellung einer eingehäusten halbleitervorrichtung |
JP2021190524A (ja) * | 2020-05-28 | 2021-12-13 | 新光電気工業株式会社 | 電子部品内蔵基板及びその製造方法 |
DE102023113658B3 (de) | 2023-05-24 | 2024-04-11 | Dr. Ing. H.C. F. Porsche Aktiengesellschaft | Verfahren zur Herstellung einer Verbindung zwischen einem elektronischen Modul und einem Kontaktelement und einer Verbindung zwischen dem elektronischen Modul und einem Kühlkanal |
Family Cites Families (40)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1996009646A1 (de) * | 1994-09-23 | 1996-03-28 | Siemens N.V. | Polymer stud grid array |
US5986334A (en) * | 1996-10-04 | 1999-11-16 | Anam Industrial Co., Ltd. | Semiconductor package having light, thin, simple and compact structure |
JPH11289023A (ja) | 1998-04-02 | 1999-10-19 | Oki Electric Ind Co Ltd | 半導体装置及びその製造方法 |
US6207475B1 (en) | 1999-03-30 | 2001-03-27 | Industrial Technology Research Institute | Method for dispensing underfill and devices formed |
US7012315B1 (en) * | 2000-11-01 | 2006-03-14 | Micron Technology, Inc. | Frame scale package using contact lines through the elements |
DE10062108B4 (de) | 2000-12-13 | 2010-04-15 | Infineon Technologies Ag | Leistungsmodul mit verbessertem transienten Wärmewiderstand |
JP4045083B2 (ja) | 2000-12-25 | 2008-02-13 | 株式会社ルネサステクノロジ | 半導体モジュールおよび実装構造体 |
US20070262470A1 (en) | 2004-10-21 | 2007-11-15 | Matsushita Electric Industrial Co., Ltd. | Module With Built-In Semiconductor And Method For Manufacturing The Module |
JP4770533B2 (ja) * | 2005-05-16 | 2011-09-14 | 富士電機株式会社 | 半導体装置の製造方法および半導体装置 |
US7468548B2 (en) * | 2005-12-09 | 2008-12-23 | Fairchild Semiconductor Corporation | Thermal enhanced upper and dual heat sink exposed molded leadless package |
JP2007324550A (ja) | 2006-06-05 | 2007-12-13 | Denso Corp | 多層基板 |
KR100790994B1 (ko) * | 2006-08-01 | 2008-01-03 | 삼성전자주식회사 | 이미지 센서 패키지, 그 제조 방법 및 이미지 센서패키지를 포함하는 이미지 센서 모듈 |
DE102006044525B3 (de) | 2006-09-21 | 2008-01-31 | Fraunhofer-Gesellschaft zur Förderung der angewandten Forschung e.V. | Verfahren zur Herstellung von gemeinsam bereitstellbaren flexiblen integrierten Schaltkreisen |
US7525187B2 (en) | 2006-10-13 | 2009-04-28 | Infineon Technologies Ag | Apparatus and method for connecting components |
JP5042591B2 (ja) * | 2006-10-27 | 2012-10-03 | 新光電気工業株式会社 | 半導体パッケージおよび積層型半導体パッケージ |
KR100825793B1 (ko) * | 2006-11-10 | 2008-04-29 | 삼성전자주식회사 | 배선을 구비하는 배선 필름, 상기 배선 필름을 구비하는반도체 패키지 및 상기 반도체 패키지의 제조방법 |
DE102007036045A1 (de) * | 2007-08-01 | 2009-02-05 | Siemens Ag | Elektronischer Baustein mit zumindest einem Bauelement, insbesondere einem Halbleiterbauelement, und Verfahren zu dessen Herstellung |
DE102007057346B3 (de) * | 2007-11-28 | 2009-06-10 | Fachhochschule Kiel | Laminierte Leistungselektronikbaugruppe |
US8247267B2 (en) * | 2008-03-11 | 2012-08-21 | Taiwan Semiconductor Manufacturing Company, Ltd. | Wafer level IC assembly method |
JP5543086B2 (ja) | 2008-06-25 | 2014-07-09 | ピーエスフォー ルクスコ エスエイアールエル | 半導体装置及びその製造方法 |
US8201326B2 (en) | 2008-12-23 | 2012-06-19 | Infineon Technologies Ag | Method of manufacturing a semiconductor device |
JP5245925B2 (ja) | 2009-03-06 | 2013-07-24 | 富士通株式会社 | 電子部品及びその製造方法 |
DE102009016112A1 (de) | 2009-04-03 | 2010-10-14 | Technische Universität Carolo-Wilhelmina Zu Braunschweig | Einrichtung mit einem elektrischen Bauelement und wenigstens einer elektrischen Anschlussleitung |
JP5077448B2 (ja) | 2010-04-02 | 2012-11-21 | 株式会社デンソー | 半導体チップ内蔵配線基板及びその製造方法 |
US8847376B2 (en) * | 2010-07-23 | 2014-09-30 | Tessera, Inc. | Microelectronic elements with post-assembly planarization |
US8598695B2 (en) * | 2010-07-23 | 2013-12-03 | Tessera, Inc. | Active chip on carrier or laminated chip having microelectronic element embedded therein |
US8502367B2 (en) | 2010-09-29 | 2013-08-06 | Stmicroelectronics Pte Ltd. | Wafer-level packaging method using composite material as a base |
KR101204187B1 (ko) | 2010-11-02 | 2012-11-23 | 삼성전기주식회사 | 소성 접합을 이용한 파워 모듈 및 그 제조 방법 |
KR101218989B1 (ko) | 2011-07-15 | 2013-01-21 | 삼성전기주식회사 | 반도체 패키지 및 그 제조방법 |
US9018725B2 (en) * | 2011-09-02 | 2015-04-28 | Optiz, Inc. | Stepped package for image sensor and method of making same |
CN102496612B (zh) * | 2011-12-21 | 2013-09-18 | 重庆西南集成电路设计有限责任公司 | 一种采用陶瓷外壳封装的具有高隔离度的集成电路 |
US9888568B2 (en) | 2012-02-08 | 2018-02-06 | Crane Electronics, Inc. | Multilayer electronics assembly and method for embedding electrical circuit components within a three dimensional module |
US8975117B2 (en) | 2012-02-08 | 2015-03-10 | Infineon Technologies Ag | Semiconductor device using diffusion soldering |
US8803185B2 (en) * | 2012-02-21 | 2014-08-12 | Peiching Ling | Light emitting diode package and method of fabricating the same |
CN102738131B (zh) * | 2012-03-07 | 2016-02-24 | 苏州晶方半导体科技股份有限公司 | 半导体模组、封装结构及其封装方法 |
CN202495439U (zh) | 2012-03-07 | 2012-10-17 | 苏州晶方半导体科技股份有限公司 | 半导体封装结构及其模组 |
JP2014011236A (ja) | 2012-06-28 | 2014-01-20 | Honda Motor Co Ltd | 半導体装置、並びに、半導体装置の製造装置及び製造方法 |
US8927345B2 (en) * | 2012-07-09 | 2015-01-06 | Freescale Semiconductor, Inc. | Device package with rigid interconnect structure connecting die and substrate and method thereof |
DE102014206608A1 (de) | 2014-04-04 | 2015-10-08 | Siemens Aktiengesellschaft | Verfahren zum Montieren eines elektrischen Bauelements, bei der eine Haube zum Einsatz kommt, und zur Anwendung in diesem Verfahren geeignete Haube |
DE102014206601A1 (de) | 2014-04-04 | 2015-10-08 | Siemens Aktiengesellschaft | Verfahren zum Montieren eines elektrischen Bauelements, bei der eine Haube zum Einsatz kommt, und zur Anwendung in diesem Verfahren geeignete Haube |
-
2014
- 2014-04-04 DE DE102014206601.8A patent/DE102014206601A1/de not_active Withdrawn
-
2015
- 2015-03-30 JP JP2017503064A patent/JP6629290B2/ja active Active
- 2015-03-30 US US15/301,772 patent/US11424170B2/en active Active
- 2015-03-30 WO PCT/EP2015/056912 patent/WO2015150335A1/de active Application Filing
- 2015-03-30 EP EP15714453.6A patent/EP3103138B1/de active Active
- 2015-03-30 CN CN201580018036.5A patent/CN106133892B/zh active Active
Also Published As
Publication number | Publication date |
---|---|
CN106133892A (zh) | 2016-11-16 |
EP3103138B1 (de) | 2024-07-03 |
CN106133892B (zh) | 2020-12-04 |
EP3103138A1 (de) | 2016-12-14 |
JP2017515317A (ja) | 2017-06-08 |
DE102014206601A1 (de) | 2015-10-08 |
WO2015150335A1 (de) | 2015-10-08 |
US20170033024A1 (en) | 2017-02-02 |
US11424170B2 (en) | 2022-08-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP6629290B2 (ja) | 蓋部を用いる電気的デバイスの搭載方法、および、当該方法における使用に適した蓋部 | |
JP6498272B2 (ja) | 蓋部を用いる電気的デバイスの搭載方法、および、当該方法における使用に適した蓋部 | |
JP6615284B2 (ja) | システムインパッケージ及びその製造方法 | |
EP1386356B1 (en) | Fluxless flip chip interconnection | |
US20130335931A1 (en) | Surface mount interconnection system for modular circuit board and method | |
KR102004864B1 (ko) | 전자 장치의 제조 방법 및 전자 부품 탑재 장치 | |
KR20110014598A (ko) | 인쇄회로기판을 제조하는 방법, 용도 및 인쇄회로기판 | |
JP5582040B2 (ja) | 半導体装置の製造方法、半導体装置およびイグナイタ装置 | |
JP4969589B2 (ja) | ペルチェ素子精製プロセスとペルチェ素子 | |
US11810892B2 (en) | Method of direct bonding semiconductor components | |
US20150123263A1 (en) | Two-step method for joining a semiconductor to a substrate with connecting material based on silver | |
JP2011165745A (ja) | セラミックパッケージ | |
TW201027644A (en) | In-situ melt and reflow process for forming flip-chip interconnections and system thereof | |
JP2003282819A (ja) | 半導体装置の製造方法 | |
JP2022068307A (ja) | マルチコンポーネントからなるリードレススタック | |
CN103111698B (zh) | 用于形成半导体封装件的方法 | |
US20110147438A1 (en) | Clad solder thermal interface material | |
JP2006339174A (ja) | 半導体装置 | |
CN109618506A (zh) | 层压基板和制造层压基板的方法 | |
JP6504762B2 (ja) | モジュールの製造方法 | |
TWI619215B (zh) | 半導體安裝設備之加熱頭座及用於半導體之接合方法 | |
KR20170005421A (ko) | 프레스 콘택에 용접된 전기 부품을 구비한 특히 기어 메커니즘 제어용 전자 제어 모듈 | |
JP3930410B2 (ja) | 熱電素子モジュール及びその製造方法 | |
KR101388492B1 (ko) | 골격형 열전 모듈 제조방법 그리고 골격형 열전 모듈이 적용된 열전 유닛 및 그 제조방법 | |
JP6011410B2 (ja) | 半導体装置用接合体、パワーモジュール用基板及びパワーモジュール |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20161205 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20180129 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20180425 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20180629 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20180730 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20181218 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20190315 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20190514 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20191105 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20191204 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 6629290 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |