JP6614470B1 - 半導体装置 - Google Patents

半導体装置 Download PDF

Info

Publication number
JP6614470B1
JP6614470B1 JP2019533664A JP2019533664A JP6614470B1 JP 6614470 B1 JP6614470 B1 JP 6614470B1 JP 2019533664 A JP2019533664 A JP 2019533664A JP 2019533664 A JP2019533664 A JP 2019533664A JP 6614470 B1 JP6614470 B1 JP 6614470B1
Authority
JP
Japan
Prior art keywords
layer
semiconductor device
main surface
semiconductor
metal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2019533664A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2019244383A1 (ja
Inventor
知恵 藤岡
知恵 藤岡
吉田 弘
弘 吉田
芳宏 松島
芳宏 松島
水原秀樹
秀樹 水原
正生 浜崎
正生 浜崎
光章 坂本
光章 坂本
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Intellectual Property Management Co Ltd
Original Assignee
Panasonic Intellectual Property Management Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Intellectual Property Management Co Ltd filed Critical Panasonic Intellectual Property Management Co Ltd
Application granted granted Critical
Publication of JP6614470B1 publication Critical patent/JP6614470B1/ja
Publication of JPWO2019244383A1 publication Critical patent/JPWO2019244383A1/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/64Double-diffused metal-oxide semiconductor [DMOS] FETs
    • H10D30/66Vertical DMOS [VDMOS] FETs
    • H10D30/668Vertical DMOS [VDMOS] FETs having trench gate electrodes, e.g. UMOS transistors
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/63Vertical IGFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • H10D84/85Complementary IGFETs, e.g. CMOS
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/40FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
    • H10D30/47FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having two-dimensional [2D] charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
    • H10D30/471High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT]
    • H10D30/477Vertical HEMTs or vertical HHMTs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/40FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels
    • H10D30/47FETs having zero-dimensional [0D], one-dimensional [1D] or two-dimensional [2D] charge carrier gas channels having two-dimensional [2D] charge carrier gas channels, e.g. nanoribbon FETs or high electron mobility transistors [HEMT]
    • H10D30/471High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT]
    • H10D30/478High electron mobility transistors [HEMT] or high hole mobility transistors [HHMT] the 2D charge carrier gas being at least partially not parallel to a main surface of the semiconductor body
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/64Double-diffused metal-oxide semiconductor [DMOS] FETs
    • H10D30/66Vertical DMOS [VDMOS] FETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00Field-effect transistors [FET]
    • H10D30/60Insulated-gate field-effect transistors [IGFET]
    • H10D30/64Double-diffused metal-oxide semiconductor [DMOS] FETs
    • H10D30/66Vertical DMOS [VDMOS] FETs
    • H10D30/665Vertical DMOS [VDMOS] FETs having edge termination structures
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/10Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
    • H10D62/17Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
    • H10D62/343Gate regions of field-effect devices having PN junction gates
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/83Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge
    • H10D62/832Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group IV materials, e.g. B-doped Si or undoped Ge being Group IV materials comprising two or more elements, e.g. SiGe
    • H10D62/8325Silicon carbide
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D62/00Semiconductor bodies, or regions thereof, of devices having potential barriers
    • H10D62/80Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials
    • H10D62/85Semiconductor bodies, or regions thereof, of devices having potential barriers characterised by the materials being Group III-V materials, e.g. GaAs
    • H10D62/8503Nitride Group III-V materials, e.g. AlN or GaN
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/111Field plates
    • H10D64/117Recessed field plates, e.g. trench field plates or buried field plates
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D64/00Electrodes of devices having potential barriers
    • H10D64/20Electrodes characterised by their shapes, relative sizes or dispositions 
    • H10D64/23Electrodes carrying the current to be rectified, amplified, oscillated or switched, e.g. sources, drains, anodes or cathodes
    • H10D64/251Source or drain electrodes for field-effect devices
    • H10D64/252Source or drain electrodes for field-effect devices for vertical or pseudo-vertical devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/0149Manufacturing their interconnections or electrodes, e.g. source or drain electrodes
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/0123Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs
    • H10D84/0126Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs
    • H10D84/016Integrating together multiple components covered by H10D12/00 or H10D30/00, e.g. integrating multiple IGBTs the components including insulated gates, e.g. IGFETs the components including vertical IGFETs
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/01Manufacture or treatment
    • H10D84/02Manufacture or treatment characterised by using material-based technologies
    • H10D84/03Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology
    • H10D84/038Manufacture or treatment characterised by using material-based technologies using Group IV technology, e.g. silicon technology or silicon-carbide [SiC] technology using silicon technology, e.g. SiGe
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10DINORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H10D84/80Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs
    • H10D84/82Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components
    • H10D84/83Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers characterised by the integration of at least one component covered by groups H10D12/00 or H10D30/00, e.g. integration of IGFETs of only field-effect components of only insulated-gate FETs [IGFET]
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P54/00Cutting or separating of wafers, substrates or parts of devices
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/611Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/62Insulating or insulated package substrates; Interposers; Redistribution layers characterised by their interconnections
    • H10W70/65Shapes or dispositions of interconnections

Landscapes

  • Electrodes Of Semiconductors (AREA)
  • Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Dicing (AREA)
  • Junction Field-Effect Transistors (AREA)
  • Laser Beam Processing (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Bipolar Transistors (AREA)
  • Noodles (AREA)
JP2019533664A 2018-06-19 2019-01-17 半導体装置 Active JP6614470B1 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201862687051P 2018-06-19 2018-06-19
US62/687051 2018-06-19
PCT/JP2019/001315 WO2019244383A1 (ja) 2018-06-19 2019-01-17 半導体装置

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2019192752A Division JP6782828B2 (ja) 2018-06-19 2019-10-23 半導体装置

Publications (2)

Publication Number Publication Date
JP6614470B1 true JP6614470B1 (ja) 2019-12-04
JPWO2019244383A1 JPWO2019244383A1 (ja) 2020-06-25

Family

ID=68983705

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2019533664A Active JP6614470B1 (ja) 2018-06-19 2019-01-17 半導体装置
JP2019192752A Active JP6782828B2 (ja) 2018-06-19 2019-10-23 半導体装置

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2019192752A Active JP6782828B2 (ja) 2018-06-19 2019-10-23 半導体装置

Country Status (6)

Country Link
US (2) US10903359B2 (https=)
JP (2) JP6614470B1 (https=)
KR (2) KR102234945B1 (https=)
CN (2) CN113035865B (https=)
TW (2) TWI737559B (https=)
WO (1) WO2019244383A1 (https=)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN108598161B (zh) * 2018-04-29 2021-03-09 杭州电子科技大学 一种利用全固态电池实现的增强型iii-v hemt器件
WO2019244383A1 (ja) * 2018-06-19 2019-12-26 パナソニックIpマネジメント株式会社 半導体装置
TWI761740B (zh) * 2018-12-19 2022-04-21 日商新唐科技日本股份有限公司 半導體裝置
JP7611155B2 (ja) * 2019-09-30 2025-01-09 ローム株式会社 半導体装置
JP7470070B2 (ja) * 2021-02-18 2024-04-17 株式会社東芝 半導体装置
JP7509711B2 (ja) * 2021-03-23 2024-07-02 株式会社東芝 半導体装置
JP7253674B2 (ja) * 2021-03-29 2023-04-06 ヌヴォトンテクノロジージャパン株式会社 半導体装置、電池保護回路、および、パワーマネージメント回路
JP7551554B2 (ja) * 2021-03-30 2024-09-17 株式会社東芝 半導体装置
TWI911454B (zh) 2021-06-25 2026-01-11 日商佳能股份有限公司 半導體裝置和製造半導體裝置的方法
EP4244893A4 (en) * 2022-01-18 2023-11-29 Innoscience (Suzhou) Semiconductor Co., Ltd. NITRIDE BASED BIDIRECTIONAL SWITCHING DEVICE FOR BATTERY MANAGEMENT AND METHOD FOR PRODUCING THE SAME
US12155245B2 (en) 2022-01-18 2024-11-26 Innoscience (suzhou) Semiconductor Co., Ltd. Nitride-based bidirectional switching device for battery management and method for manufacturing the same
WO2023139813A1 (ja) * 2022-01-19 2023-07-27 ヌヴォトンテクノロジージャパン株式会社 半導体装置及びレーザマーキング方法
WO2024042809A1 (ja) * 2022-08-24 2024-02-29 ヌヴォトンテクノロジージャパン株式会社 半導体装置
CN117441235B (zh) * 2022-08-24 2024-05-10 新唐科技日本株式会社 半导体装置
WO2024157764A1 (ja) * 2023-01-23 2024-08-02 ヌヴォトンテクノロジージャパン株式会社 半導体装置
JP7599061B1 (ja) * 2023-08-25 2024-12-12 ヌヴォトンテクノロジージャパン株式会社 半導体装置
US20250218940A1 (en) * 2023-12-27 2025-07-03 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor structure and method of fabricating a semiconductor structure
JP7651085B1 (ja) * 2024-03-21 2025-03-25 ヌヴォトンテクノロジージャパン株式会社 半導体装置

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011219828A (ja) * 2010-04-12 2011-11-04 Mitsubishi Electric Corp 半導体装置および半導体装置の製造方法
JP2013247309A (ja) * 2012-05-29 2013-12-09 Renesas Electronics Corp 半導体装置および半導体装置の製造方法
US20170358510A1 (en) * 2016-06-09 2017-12-14 Magnachip Semiconductor, Ltd. Wafer-level chip-scale package including power semiconductor and manufacturing method thereof
JP2018049974A (ja) * 2016-09-23 2018-03-29 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100374204B1 (ko) * 2000-05-03 2003-03-04 한국과학기술원 2차원 노즐배치를 갖는 잉크젯 프린트헤드 및 그 제조방법
JP2006147700A (ja) * 2004-11-17 2006-06-08 Sanyo Electric Co Ltd 半導体装置
JP2007088030A (ja) * 2005-09-20 2007-04-05 Fuji Electric Holdings Co Ltd 半導体装置
JP5073992B2 (ja) * 2006-08-28 2012-11-14 オンセミコンダクター・トレーディング・リミテッド 半導体装置
KR100942555B1 (ko) * 2008-02-29 2010-02-12 삼성모바일디스플레이주식회사 플렉서블 기판, 이의 제조 방법 및 이를 이용한 박막트랜지스터
JP2008199037A (ja) 2008-03-10 2008-08-28 Renesas Technology Corp 電力用半導体装置および電源回路
JP2010092895A (ja) * 2008-10-03 2010-04-22 Sanyo Electric Co Ltd 半導体装置及びその製造方法
US8513798B2 (en) * 2010-09-09 2013-08-20 Infineon Technologies Ag Power semiconductor chip package
JP2012182239A (ja) * 2011-02-28 2012-09-20 Panasonic Corp 半導体装置の製造方法
JP2012182238A (ja) 2011-02-28 2012-09-20 Panasonic Corp 半導体装置
JP5995435B2 (ja) * 2011-08-02 2016-09-21 ローム株式会社 半導体装置およびその製造方法
WO2013140473A1 (ja) * 2012-03-23 2013-09-26 パナソニック株式会社 半導体素子
JP2015231033A (ja) 2014-06-06 2015-12-21 ルネサスエレクトロニクス株式会社 半導体装置及び半導体装置の製造方法
US9793243B2 (en) * 2014-08-13 2017-10-17 Taiwan Semiconductor Manufacturing Company, Ltd. Buffer layer(s) on a stacked structure having a via
JP2016086006A (ja) 2014-10-23 2016-05-19 パナソニックIpマネジメント株式会社 半導体装置及びその製造方法
GB2535484B (en) * 2015-02-17 2019-10-09 Dynex Semiconductor Ltd Wafer metallization of high power semiconductor devices
CN111640742B (zh) 2015-07-01 2021-04-20 新唐科技日本株式会社 半导体装置
KR102212240B1 (ko) 2016-08-02 2021-02-04 누보톤 테크놀로지 재팬 가부시키가이샤 반도체 장치, 반도체 모듈, 및 반도체 패키지 장치
JP7042217B2 (ja) * 2016-12-27 2022-03-25 ヌヴォトンテクノロジージャパン株式会社 半導体装置
WO2019244383A1 (ja) * 2018-06-19 2019-12-26 パナソニックIpマネジメント株式会社 半導体装置

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011219828A (ja) * 2010-04-12 2011-11-04 Mitsubishi Electric Corp 半導体装置および半導体装置の製造方法
JP2013247309A (ja) * 2012-05-29 2013-12-09 Renesas Electronics Corp 半導体装置および半導体装置の製造方法
US20170358510A1 (en) * 2016-06-09 2017-12-14 Magnachip Semiconductor, Ltd. Wafer-level chip-scale package including power semiconductor and manufacturing method thereof
JP2018049974A (ja) * 2016-09-23 2018-03-29 ルネサスエレクトロニクス株式会社 半導体装置およびその製造方法

Also Published As

Publication number Publication date
KR102571505B1 (ko) 2023-08-28
JP6782828B2 (ja) 2020-11-11
US11107915B2 (en) 2021-08-31
US20200395479A1 (en) 2020-12-17
CN112368845A (zh) 2021-02-12
CN112368845B (zh) 2025-01-10
WO2019244383A1 (ja) 2019-12-26
JPWO2019244383A1 (ja) 2020-06-25
KR102234945B1 (ko) 2021-04-01
JP2020025115A (ja) 2020-02-13
TW202119590A (zh) 2021-05-16
TWI789481B (zh) 2023-01-11
CN113035865A (zh) 2021-06-25
US10903359B2 (en) 2021-01-26
KR20210021478A (ko) 2021-02-26
US20210104629A1 (en) 2021-04-08
TW202002238A (zh) 2020-01-01
CN113035865B (zh) 2021-10-08
TWI737559B (zh) 2021-08-21
KR20210027530A (ko) 2021-03-10

Similar Documents

Publication Publication Date Title
JP6614470B1 (ja) 半導体装置
JP2016192450A (ja) 半導体装置の製造方法
JP6358240B2 (ja) 半導体装置及び半導体装置の製造方法
CN110521004B (zh) 半导体装置
KR20170048127A (ko) 고전자이동도 트랜지스터 및 그의 제조방법
US20240274481A1 (en) Semiconductor device
JP6794896B2 (ja) 酸化ガリウム半導体装置の製造方法
CN114868231A (zh) 半导体元件及其制造方法、以及半导体装置及其制造方法
US11532618B2 (en) Semiconductor device
KR20120112559A (ko) 반도체 레이저
US20260060059A1 (en) Semiconductor device, semiconductor module, and method of manufacturing semiconductor device
CN100481544C (zh) 使用无电电镀法制造发光二极管的方法
US20260114202A1 (en) Semiconductor substrate and stacked structure including the same
JP5763858B2 (ja) Iii族窒化物半導体縦型構造ledチップの製造方法
WO2023080084A1 (ja) 半導体装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190620

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20190620

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20190620

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20190918

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20190924

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20191023

R151 Written notification of patent or utility model registration

Ref document number: 6614470

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

SZ03 Written request for cancellation of trust registration

Free format text: JAPANESE INTERMEDIATE CODE: R313Z03

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313113

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250