JP6613470B2 - 多結晶仕上げを有する半導体ウエハを処理する方法 - Google Patents

多結晶仕上げを有する半導体ウエハを処理する方法 Download PDF

Info

Publication number
JP6613470B2
JP6613470B2 JP2017559654A JP2017559654A JP6613470B2 JP 6613470 B2 JP6613470 B2 JP 6613470B2 JP 2017559654 A JP2017559654 A JP 2017559654A JP 2017559654 A JP2017559654 A JP 2017559654A JP 6613470 B2 JP6613470 B2 JP 6613470B2
Authority
JP
Japan
Prior art keywords
wafer
polishing
silicon layer
pad
semiconductor wafer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2017559654A
Other languages
English (en)
Japanese (ja)
Other versions
JP2018518050A5 (enExample
JP2018518050A (ja
Inventor
グオチャン・ディ・ジャン
マーク・エス・クルックス
トレイシー・エム・レイガン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
GlobalWafers Co Ltd
Original Assignee
GlobalWafers Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by GlobalWafers Co Ltd filed Critical GlobalWafers Co Ltd
Publication of JP2018518050A publication Critical patent/JP2018518050A/ja
Publication of JP2018518050A5 publication Critical patent/JP2018518050A5/ja
Priority to JP2019186978A priority Critical patent/JP6955537B2/ja
Application granted granted Critical
Publication of JP6613470B2 publication Critical patent/JP6613470B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • BPERFORMING OPERATIONS; TRANSPORTING
    • B24GRINDING; POLISHING
    • B24BMACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
    • B24B1/00Processes of grinding or polishing; Use of auxiliary equipment in connection with such processes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30625With simultaneous mechanical treatment, e.g. mechanico-chemical polishing
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B24GRINDING; POLISHING
    • B24BMACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
    • B24B29/00Machines or devices for polishing surfaces on work by means of tools made of soft or flexible material with or without the application of solid or liquid polishing agents
    • B24B29/02Machines or devices for polishing surfaces on work by means of tools made of soft or flexible material with or without the application of solid or liquid polishing agents designed for particular workpieces
    • BPERFORMING OPERATIONS; TRANSPORTING
    • B24GRINDING; POLISHING
    • B24BMACHINES, DEVICES, OR PROCESSES FOR GRINDING OR POLISHING; DRESSING OR CONDITIONING OF ABRADING SURFACES; FEEDING OF GRINDING, POLISHING, OR LAPPING AGENTS
    • B24B53/00Devices or means for dressing or conditioning abrasive surfaces
    • B24B53/017Devices or means for dressing, cleaning or otherwise conditioning lapping tools
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02002Preparing wafers
    • H01L21/02005Preparing bulk and homogeneous wafers
    • H01L21/02008Multistep processes
    • H01L21/0201Specific process step
    • H01L21/02013Grinding, lapping
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02521Materials
    • H01L21/02524Group 14 semiconducting materials
    • H01L21/02532Silicon, silicon germanium, germanium
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02365Forming inorganic semiconducting materials on a substrate
    • H01L21/02518Deposited layers
    • H01L21/02587Structure
    • H01L21/0259Microstructure
    • H01L21/02595Microstructure polycrystalline
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/304Mechanical treatment, e.g. grinding, polishing, cutting
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321After treatment
    • H01L21/32115Planarisation
    • H01L21/3212Planarisation by chemical mechanical polishing [CMP]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/67Apparatus specially adapted for handling semiconductor or electric solid state devices during manufacture or treatment thereof; Apparatus specially adapted for handling wafers during manufacture or treatment of semiconductor or electric solid state devices or components ; Apparatus not specifically provided for elsewhere
    • H01L21/67005Apparatus not specifically provided for elsewhere
    • H01L21/67011Apparatus for manufacture or treatment
    • H01L21/67092Apparatus for mechanical treatment
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/20Sequence of activities consisting of a plurality of measurements, corrections, marking or sorting steps
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor
    • H01L22/10Measuring as part of the manufacturing process
    • H01L22/12Measuring as part of the manufacturing process for structural parameters, e.g. thickness, line width, refractive index, temperature, warp, bond strength, defects, optical inspection, electrical measurement of structural dimensions, metallurgic measurement of diffusions

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • General Physics & Mathematics (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Mechanical Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Finish Polishing, Edge Sharpening, And Grinding By Specific Grinding Devices (AREA)
  • Grinding-Machine Dressing And Accessory Apparatuses (AREA)
  • Constituent Portions Of Griding Lathes, Driving, Sensing And Control (AREA)
JP2017559654A 2015-05-29 2016-05-26 多結晶仕上げを有する半導体ウエハを処理する方法 Active JP6613470B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2019186978A JP6955537B2 (ja) 2015-05-29 2019-10-10 多結晶仕上げを有する半導体ウエハを処理する方法

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US201562168247P 2015-05-29 2015-05-29
US62/168,247 2015-05-29
PCT/US2016/034428 WO2016196216A1 (en) 2015-05-29 2016-05-26 Methods for processing semiconductor wafers having a polycrystalline finish

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2019186978A Division JP6955537B2 (ja) 2015-05-29 2019-10-10 多結晶仕上げを有する半導体ウエハを処理する方法

Publications (3)

Publication Number Publication Date
JP2018518050A JP2018518050A (ja) 2018-07-05
JP2018518050A5 JP2018518050A5 (enExample) 2019-07-04
JP6613470B2 true JP6613470B2 (ja) 2019-12-04

Family

ID=56108731

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2017559654A Active JP6613470B2 (ja) 2015-05-29 2016-05-26 多結晶仕上げを有する半導体ウエハを処理する方法
JP2019186978A Active JP6955537B2 (ja) 2015-05-29 2019-10-10 多結晶仕上げを有する半導体ウエハを処理する方法

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2019186978A Active JP6955537B2 (ja) 2015-05-29 2019-10-10 多結晶仕上げを有する半導体ウエハを処理する方法

Country Status (6)

Country Link
US (2) US10699908B2 (enExample)
EP (2) EP3304580B1 (enExample)
JP (2) JP6613470B2 (enExample)
CN (2) CN114102269B (enExample)
TW (2) TWI714591B (enExample)
WO (1) WO2016196216A1 (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6732382B2 (ja) * 2016-10-12 2020-07-29 株式会社ディスコ 加工装置及び被加工物の加工方法
CN110497303B (zh) * 2018-05-16 2024-06-07 长鑫存储技术有限公司 化学机械研磨制程方法及系统
JP7258443B2 (ja) * 2019-10-02 2023-04-17 株式会社ディスコ ドレッシング工具
US12482662B2 (en) * 2022-02-21 2025-11-25 Globalwafers Co., Ltd. Systems and methods for producing epitaxial wafers
JP7757903B2 (ja) * 2022-08-09 2025-10-22 株式会社Sumco ウェーハの片面研磨方法、ウェーハの製造方法、およびウェーハの片面研磨装置
JP7757902B2 (ja) * 2022-08-09 2025-10-22 株式会社Sumco ウェーハの片面研磨方法、ウェーハの製造方法、およびウェーハの片面研磨装置

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH07285069A (ja) * 1994-04-18 1995-10-31 Shin Etsu Handotai Co Ltd 枚葉式研磨におけるウェーハのテーパ自動除去研磨方法と装置
JPH1098016A (ja) * 1996-09-20 1998-04-14 Speedfam Co Ltd 半導体ウェハ研磨装置
TW375556B (en) 1997-07-02 1999-12-01 Matsushita Electric Industrial Co Ltd Method of polishing the wafer and finishing the polishing pad
US6559040B1 (en) * 1999-10-20 2003-05-06 Taiwan Semiconductor Manufacturing Company Process for polishing the top surface of a polysilicon gate
US6517419B1 (en) * 1999-10-27 2003-02-11 Strasbaugh Shaping polishing pad for small head chemical mechanical planarization
US6568290B1 (en) * 2000-08-10 2003-05-27 Nanometrics Incorporated Method of measuring dishing using relative height measurement
JP4349752B2 (ja) * 2000-10-24 2009-10-21 株式会社荏原製作所 ポリッシング方法
TW495416B (en) 2000-10-24 2002-07-21 Ebara Corp Polishing apparatus
US6837774B2 (en) * 2001-03-28 2005-01-04 Taiwan Semiconductor Manufacturing Co., Ltd Linear chemical mechanical polishing apparatus equipped with programmable pneumatic support platen and method of using
JP2002337046A (ja) * 2001-05-11 2002-11-26 Sony Corp 研磨装置、研磨方法および半導体装置の製造方法
DE10314212B4 (de) * 2002-03-29 2010-06-02 Hoya Corp. Verfahren zur Herstellung eines Maskenrohlings, Verfahren zur Herstellung einer Transfermaske
JP2004014780A (ja) * 2002-06-06 2004-01-15 Renesas Technology Corp 平坦化処理の評価方法および半導体装置の製造方法
JP3985223B2 (ja) * 2002-06-17 2007-10-03 株式会社Sumco Soi基板の研磨方法およびその装置
JP2004047876A (ja) * 2002-07-15 2004-02-12 Tokyo Seimitsu Co Ltd 研磨装置及び研磨方法
US6746310B2 (en) * 2002-08-06 2004-06-08 Qed Technologies, Inc. Uniform thin films produced by magnetorheological finishing
JP2004074385A (ja) * 2002-08-09 2004-03-11 Success:Kk 半導体ウエハの製造方法
KR100596880B1 (ko) * 2004-09-01 2006-07-05 동부일렉트로닉스 주식회사 반도체 소자의 게이트 형성 방법
KR100643628B1 (ko) * 2005-11-04 2006-11-10 제일모직주식회사 다결정 실리콘 연마용 cmp 슬러리 조성물 및 이의 제조방법
EP1982160A4 (en) * 2006-02-09 2016-02-17 Kla Tencor Tech Corp METHOD AND SYSTEMS FOR DETERMINING A WAFER FEATURE
JP5390750B2 (ja) * 2007-03-30 2014-01-15 ラムバス・インコーポレーテッド 研磨装置、および研磨パッド再生処理方法
JP2008284645A (ja) 2007-05-17 2008-11-27 Tokyo Seimitsu Co Ltd 研磨装置および研磨方法
JP2010141155A (ja) * 2008-12-12 2010-06-24 Sony Corp ウェーハ研磨装置及びウェーハ研磨方法
JP5957802B2 (ja) * 2011-05-09 2016-07-27 日立化成株式会社 シリコン膜用cmpスラリー
JP5898420B2 (ja) * 2011-06-08 2016-04-06 株式会社荏原製作所 研磨パッドのコンディショニング方法及び装置
CN103871869B (zh) * 2012-12-18 2016-11-16 上海华虹宏力半导体制造有限公司 非感光性聚酰亚胺钝化层的制作方法
JP5964262B2 (ja) * 2013-02-25 2016-08-03 株式会社荏原製作所 研磨装置に使用される研磨部材のプロファイル調整方法、および研磨装置
DE102013206613B4 (de) * 2013-04-12 2018-03-08 Siltronic Ag Verfahren zum Polieren von Halbleiterscheiben mittels gleichzeitiger beidseitiger Politur
US20150107619A1 (en) * 2013-10-22 2015-04-23 Taiwan Semiconductor Manufacturing Company Limited Wafer particle removal

Also Published As

Publication number Publication date
CN114102269A (zh) 2022-03-01
TWI714591B (zh) 2021-01-01
US20200312671A1 (en) 2020-10-01
TWI742938B (zh) 2021-10-11
WO2016196216A8 (en) 2017-12-14
US11355346B2 (en) 2022-06-07
CN107851579A (zh) 2018-03-27
CN114102269B (zh) 2024-09-24
JP2020025110A (ja) 2020-02-13
EP3304580B1 (en) 2019-07-10
TW201705254A (zh) 2017-02-01
JP6955537B2 (ja) 2021-10-27
EP3304580A1 (en) 2018-04-11
EP3576136A1 (en) 2019-12-04
WO2016196216A1 (en) 2016-12-08
JP2018518050A (ja) 2018-07-05
US10699908B2 (en) 2020-06-30
TW202113960A (zh) 2021-04-01
US20180151384A1 (en) 2018-05-31
CN107851579B (zh) 2021-11-09

Similar Documents

Publication Publication Date Title
JP6955537B2 (ja) 多結晶仕上げを有する半導体ウエハを処理する方法
US6276997B1 (en) Use of chemical mechanical polishing and/or poly-vinyl-acetate scrubbing to restore quality of used semiconductor wafers
JP3846706B2 (ja) ウエーハ外周面取部の研磨方法及び研磨装置
US7416962B2 (en) Method for processing a semiconductor wafer including back side grinding
WO2006046403A1 (ja) 半導体ウエーハの製造方法及び半導体ウエーハ
JP2018518050A5 (enExample)
KR20010089245A (ko) 반도체웨이퍼의 제조방법
JP2002542613A (ja) ウエファ研磨パッドを調整する方法
CN105189045B (zh) 工件的研磨装置
US6335286B1 (en) Feedback control of polish buff time as a function of scratch count
JP4103808B2 (ja) ウエーハの研削方法及びウエーハ
TWI771276B (zh) 用於處理具有多晶修整之半導體晶圓之方法
JP2008238389A (ja) Cmpパッドコンディショナ
CN114667594A (zh) 晶片的研磨方法及硅晶片
US6599174B1 (en) Eliminating dishing non-uniformity of a process layer
TW426584B (en) Method of polishing semiconductor wafers
KR101767059B1 (ko) 화학 기계적 기판 연마장치
JP2021106226A (ja) 半導体ウェーハ用研磨布の使用開始時期の判定方法及びそれを用いた半導体ウェーハの研磨方法、並びに半導体ウェーハ研磨システム
JP2013123763A (ja) 被研磨物の研磨方法
JP2009099788A (ja) ウェハの製造方法
JP2002261055A (ja) 化学的機械研磨装置及び化学的機械研磨方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190523

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20190523

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20190523

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190524

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20190604

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20190611

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190829

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20190910

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A711

Effective date: 20190926

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20191010

R150 Certificate of patent or registration of utility model

Ref document number: 6613470

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250