JP6593336B2 - デバイス製造方法 - Google Patents

デバイス製造方法 Download PDF

Info

Publication number
JP6593336B2
JP6593336B2 JP2016545518A JP2016545518A JP6593336B2 JP 6593336 B2 JP6593336 B2 JP 6593336B2 JP 2016545518 A JP2016545518 A JP 2016545518A JP 2016545518 A JP2016545518 A JP 2016545518A JP 6593336 B2 JP6593336 B2 JP 6593336B2
Authority
JP
Japan
Prior art keywords
substrate
layer
conductive layer
laminated structure
conductive
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2016545518A
Other languages
English (en)
Japanese (ja)
Other versions
JPWO2016031762A1 (ja
Inventor
圭 奈良
誠 中積
康孝 西
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nikon Corp
Original Assignee
Nikon Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nikon Corp filed Critical Nikon Corp
Publication of JPWO2016031762A1 publication Critical patent/JPWO2016031762A1/ja
Priority to JP2019164387A priority Critical patent/JP6897734B2/ja
Application granted granted Critical
Publication of JP6593336B2 publication Critical patent/JP6593336B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/027Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34
    • H01L21/0271Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers
    • H01L21/0273Making masks on semiconductor bodies for further photolithographic processing not provided for in group H01L21/18 or H01L21/34 comprising organic layers characterised by the treatment of photoresist layers
    • H01L21/0274Photolithographic processes
    • H01L21/0275Photolithographic processes using lasers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being other than a semiconductor body, e.g. an insulating body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76Unipolar devices, e.g. field effect transistors
    • H01L29/772Field effect transistors
    • H01L29/78Field effect transistors with field effect produced by an insulated gate
    • H01L29/786Thin film transistors, i.e. transistors with a channel being at least partly a thin film
    • HELECTRICITY
    • H05ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05BELECTRIC HEATING; ELECTRIC LIGHT SOURCES NOT OTHERWISE PROVIDED FOR; CIRCUIT ARRANGEMENTS FOR ELECTRIC LIGHT SOURCES, IN GENERAL
    • H05B33/00Electroluminescent light sources
    • H05B33/10Apparatus or processes specially adapted to the manufacture of electroluminescent light sources
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K59/00Integrated devices, or assemblies of multiple devices, comprising at least one organic light-emitting element covered by group H10K50/00
    • H10K59/10OLED displays
    • H10K59/12Active-matrix OLED [AMOLED] displays

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Ceramic Engineering (AREA)
  • Optics & Photonics (AREA)
  • Thin Film Transistor (AREA)
  • Electroluminescent Light Sources (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Preparation Of Compounds By Using Micro-Organisms (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Liquid Crystal (AREA)
JP2016545518A 2014-08-26 2015-08-24 デバイス製造方法 Active JP6593336B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2019164387A JP6897734B2 (ja) 2014-08-26 2019-09-10 転写基板

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2014171246 2014-08-26
JP2014171246 2014-08-26
PCT/JP2015/073700 WO2016031762A1 (ja) 2014-08-26 2015-08-24 デバイス製造方法および転写基板

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2019164387A Division JP6897734B2 (ja) 2014-08-26 2019-09-10 転写基板

Publications (2)

Publication Number Publication Date
JPWO2016031762A1 JPWO2016031762A1 (ja) 2017-06-08
JP6593336B2 true JP6593336B2 (ja) 2019-10-23

Family

ID=55399652

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2016545518A Active JP6593336B2 (ja) 2014-08-26 2015-08-24 デバイス製造方法
JP2019164387A Active JP6897734B2 (ja) 2014-08-26 2019-09-10 転写基板

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2019164387A Active JP6897734B2 (ja) 2014-08-26 2019-09-10 転写基板

Country Status (5)

Country Link
JP (2) JP6593336B2 (zh)
KR (1) KR102454094B1 (zh)
CN (3) CN106605294B (zh)
TW (3) TWI760683B (zh)
WO (1) WO2016031762A1 (zh)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10586817B2 (en) 2016-03-24 2020-03-10 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device, manufacturing method thereof, and separation apparatus
CN108962975A (zh) * 2018-06-26 2018-12-07 武汉华星光电技术有限公司 一种低温多晶硅薄膜晶体管及其制作方法、显示装置
CN113826194A (zh) * 2019-05-20 2021-12-21 三井金属矿业株式会社 带载体的金属箔以及其使用方法和制造方法
JPWO2021044705A1 (zh) * 2019-09-03 2021-03-11
TWI715447B (zh) * 2020-02-21 2021-01-01 友達光電股份有限公司 背板的製造方法
CN112687548B (zh) * 2020-12-25 2024-05-24 光华临港工程应用技术研发(上海)有限公司 可转移的柔性互联结构的制备方法以及结构
US11178774B1 (en) 2021-03-23 2021-11-16 Chung W. Ho Method for manufacturing circuit board
CN114281215A (zh) * 2021-12-28 2022-04-05 安徽辅朗光学材料有限公司 一种触控板、触控模组及制备工艺

Family Cites Families (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3445402B2 (ja) * 1995-03-03 2003-09-08 大日本印刷株式会社 薄膜トランジスタとその製造方法およびアクティブマトリックス基板とその製造方法
JP3738798B2 (ja) * 1997-07-03 2006-01-25 セイコーエプソン株式会社 アクティブマトリクス基板の製造方法及び液晶パネルの製造方法
TW487958B (en) * 2001-06-07 2002-05-21 Ind Tech Res Inst Manufacturing method of thin film transistor panel
US7508034B2 (en) * 2002-09-25 2009-03-24 Sharp Kabushiki Kaisha Single-crystal silicon substrate, SOI substrate, semiconductor device, display device, and manufacturing method of semiconductor device
JP4837240B2 (ja) * 2002-09-25 2011-12-14 シャープ株式会社 半導体装置
JP3918708B2 (ja) * 2002-10-08 2007-05-23 セイコーエプソン株式会社 回路基板及びその製造方法、転写チップ、転写元基板、電気光学装置、電子機器
JP4310685B2 (ja) * 2003-09-03 2009-08-12 セイコーエプソン株式会社 転写装置
JP4651924B2 (ja) * 2003-09-18 2011-03-16 シャープ株式会社 薄膜半導体装置および薄膜半導体装置の製造方法
JP2005150686A (ja) * 2003-10-22 2005-06-09 Sharp Corp 半導体装置およびその製造方法
KR101368748B1 (ko) * 2004-06-04 2014-03-05 더 보오드 오브 트러스티스 오브 더 유니버시티 오브 일리노이즈 인쇄가능한 반도체소자들의 제조 및 조립방법과 장치
JP5041686B2 (ja) * 2004-07-30 2012-10-03 株式会社半導体エネルギー研究所 薄膜集積回路の剥離方法および半導体装置の作製方法
US7927971B2 (en) * 2004-07-30 2011-04-19 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device
JP2007150097A (ja) * 2005-11-29 2007-06-14 Toshiba Corp 半導体素子およびその製造方法
CN101506985A (zh) * 2006-09-22 2009-08-12 国产大学法人东北大学 半导体装置和半导体装置的制造方法
KR20110028473A (ko) * 2008-06-30 2011-03-18 가부시키가이샤 니콘 표시 소자의 제조 방법 및 제조 장치, 박막 트랜지스터의 제조 방법 및 제조 장치, 및 회로 형성 장치
JP2010238873A (ja) * 2009-03-31 2010-10-21 Panasonic Corp フレキシブル半導体装置およびその製造方法
JP5677306B2 (ja) * 2009-09-25 2015-02-25 出光興産株式会社 有機薄膜トランジスタ
CN103299448B (zh) * 2010-09-29 2016-09-07 Posco公司 使用辊形状母基板的柔性电子器件的制造方法、柔性电子器件及柔性基板
US9117920B2 (en) * 2011-05-19 2015-08-25 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing semiconductor device using oxide semiconductor
KR20150037929A (ko) * 2012-08-01 2015-04-08 도쿄엘렉트론가부시키가이샤 전자 디바이스용 패턴 형성 방법, 전자 디바이스 및 패턴 형성 장치
WO2014126041A1 (ja) * 2013-02-15 2014-08-21 株式会社ニコン 薄膜の転写方法、薄膜トランジスタの製造方法、液晶表示装置の画素電極形成方法

Also Published As

Publication number Publication date
TWI662587B (zh) 2019-06-11
CN110379715A (zh) 2019-10-25
TWI777064B (zh) 2022-09-11
CN111128707B (zh) 2023-06-16
CN106605294A (zh) 2017-04-26
TW201933449A (zh) 2019-08-16
JP2020074364A (ja) 2020-05-14
JP6897734B2 (ja) 2021-07-07
KR102454094B1 (ko) 2022-10-14
TW201621978A (zh) 2016-06-16
WO2016031762A1 (ja) 2016-03-03
TW202018789A (zh) 2020-05-16
JPWO2016031762A1 (ja) 2017-06-08
CN106605294B (zh) 2020-01-21
KR20170048353A (ko) 2017-05-08
CN111128707A (zh) 2020-05-08
TWI760683B (zh) 2022-04-11

Similar Documents

Publication Publication Date Title
JP6593336B2 (ja) デバイス製造方法
US20150370374A1 (en) Method and apparatus for forming patterns in coatings on opposite sides of a transparent substrate
JP4550944B2 (ja) フレキシブル半導体装置およびその製造方法
KR20100115302A (ko) 박막 트랜지스터의 제조 방법 및 박막 트랜지스터
JP2015060780A (ja) 表示装置の製造方法及び製造システム
JP5719992B2 (ja) フレキシブル半導体装置およびその製造方法
JP5505032B2 (ja) アクティブマトリクス型駆動基板、その製造方法及び表示装置
JP4679673B2 (ja) フレキシブル半導体装置の製造方法及びそれに使用される積層膜
US7686052B2 (en) Lamination apparatus and laser-induced thermal imaging method using the same
JP2013026546A (ja) 薄膜デバイス用基板、及び薄膜デバイスの製造方法
JP5445590B2 (ja) 薄膜トランジスタの製造方法
JP7434898B2 (ja) 無線通信装置の製造方法、無線通信装置および無線通信装置の集合体
JP7163772B2 (ja) 有機薄膜トランジスタとその製造方法および画像表示装置
JP4870836B1 (ja) 狭額縁タッチ入力シートの製造方法
JP2005166894A (ja) 有機薄膜トランジスタ、その製造方法および製造装置
JP2007180471A (ja) 薄膜トランジスタ及びその製造方法
JP7116962B2 (ja) 有機薄膜トランジスタ用の電極形成方法および電極形成装置ならびに有機薄膜トランジスタの製造方法
JPH1012904A (ja) 薄膜半導体装置の製造方法
JP4870835B1 (ja) 狭額縁タッチ入力シートの製造方法
TWI438825B (zh) 薄膜圖案的製作方法及基板結構

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180525

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20180525

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20190514

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20190624

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20190827

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20190909

R150 Certificate of patent or registration of utility model

Ref document number: 6593336

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250