JP6410538B2 - 半導体集積回路、半導体集積回路を備えた装置、半導体集積回路におけるクロックの制御方法、並びにプログラム。 - Google Patents

半導体集積回路、半導体集積回路を備えた装置、半導体集積回路におけるクロックの制御方法、並びにプログラム。 Download PDF

Info

Publication number
JP6410538B2
JP6410538B2 JP2014190390A JP2014190390A JP6410538B2 JP 6410538 B2 JP6410538 B2 JP 6410538B2 JP 2014190390 A JP2014190390 A JP 2014190390A JP 2014190390 A JP2014190390 A JP 2014190390A JP 6410538 B2 JP6410538 B2 JP 6410538B2
Authority
JP
Japan
Prior art keywords
frequency
clock
clock signal
output
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2014190390A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016062355A (ja
JP2016062355A5 (https=
Inventor
央章 新妻
央章 新妻
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Priority to JP2014190390A priority Critical patent/JP6410538B2/ja
Priority to US14/853,676 priority patent/US9419599B2/en
Publication of JP2016062355A publication Critical patent/JP2016062355A/ja
Publication of JP2016062355A5 publication Critical patent/JP2016062355A5/ja
Application granted granted Critical
Publication of JP6410538B2 publication Critical patent/JP6410538B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K2005/00286—Phase shifter, i.e. the delay between the output and input pulse is dependent on the frequency, and such that a phase difference is obtained independent of the frequency

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Power Sources (AREA)
JP2014190390A 2014-09-18 2014-09-18 半導体集積回路、半導体集積回路を備えた装置、半導体集積回路におけるクロックの制御方法、並びにプログラム。 Expired - Fee Related JP6410538B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2014190390A JP6410538B2 (ja) 2014-09-18 2014-09-18 半導体集積回路、半導体集積回路を備えた装置、半導体集積回路におけるクロックの制御方法、並びにプログラム。
US14/853,676 US9419599B2 (en) 2014-09-18 2015-09-14 Semiconductor integrated circuit, apparatus including semiconductor integrated circuit, and method for controlling clock signal in semiconductor integrated circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2014190390A JP6410538B2 (ja) 2014-09-18 2014-09-18 半導体集積回路、半導体集積回路を備えた装置、半導体集積回路におけるクロックの制御方法、並びにプログラム。

Publications (3)

Publication Number Publication Date
JP2016062355A JP2016062355A (ja) 2016-04-25
JP2016062355A5 JP2016062355A5 (https=) 2017-10-26
JP6410538B2 true JP6410538B2 (ja) 2018-10-24

Family

ID=55526719

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014190390A Expired - Fee Related JP6410538B2 (ja) 2014-09-18 2014-09-18 半導体集積回路、半導体集積回路を備えた装置、半導体集積回路におけるクロックの制御方法、並びにプログラム。

Country Status (2)

Country Link
US (1) US9419599B2 (https=)
JP (1) JP6410538B2 (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12587003B2 (en) * 2021-06-30 2026-03-24 Autonetworks Technologies, Ltd. On-board device

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6681244B2 (ja) * 2016-03-30 2020-04-15 キヤノン株式会社 画像処理装置、その制御方法、及びプログラム

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6194932B1 (en) * 1997-10-20 2001-02-27 Fujitsu Limited Integrated circuit device
US5939911A (en) * 1998-03-05 1999-08-17 Motorola, Inc. Frequency prescaler method and apparatus responsive to low input drive levels
JP4190662B2 (ja) * 1999-06-18 2008-12-03 エルピーダメモリ株式会社 半導体装置及びタイミング制御回路
JP2002351571A (ja) * 2001-05-25 2002-12-06 Yaskawa Electric Corp クロック供給停止回路
JP4111932B2 (ja) * 2004-05-21 2008-07-02 富士通株式会社 クロック分周器とそのトリガ信号発生回路
KR100674910B1 (ko) * 2004-07-06 2007-01-26 삼성전자주식회사 글리치를 유발하지 않는 클럭 스위칭 회로
US7088156B2 (en) * 2004-08-31 2006-08-08 Micron Technology, Inc. Delay-locked loop having a pre-shift phase detector
KR100903365B1 (ko) 2007-11-02 2009-06-23 주식회사 하이닉스반도체 반도체 메모리 장치
JP2013008133A (ja) * 2011-06-23 2013-01-10 Yokogawa Electric Corp マイコンのクロック制御回路
JP6429549B2 (ja) * 2014-09-18 2018-11-28 キヤノン株式会社 半導体集積回路、半導体集積回路を備えた装置、半導体集積回路におけるクロックの制御方法、並びにプログラム。

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US12587003B2 (en) * 2021-06-30 2026-03-24 Autonetworks Technologies, Ltd. On-board device

Also Published As

Publication number Publication date
JP2016062355A (ja) 2016-04-25
US20160087617A1 (en) 2016-03-24
US9419599B2 (en) 2016-08-16

Similar Documents

Publication Publication Date Title
US9432011B2 (en) Semiconductor integrated circuit, apparatus with semiconductor integrated circuit, and clock control method in semiconductor integrated circuit
US10296065B2 (en) Clock management using full handshaking
CN108345351B (zh) 片上系统、时钟门控组件、多路复用器组件以及分频组件
CN100501748C (zh) 用于动态系统级频率缩放的方法和装置
US11789515B2 (en) Semiconductor device
JP2009200739A (ja) 半導体集積回路
CN203261315U (zh) 用于改变时钟频率的装置、裸片、裸片组合和集成电路
JP5808097B2 (ja) 半導体装置及び半導体装置におけるリセット制御方法
JP6410538B2 (ja) 半導体集積回路、半導体集積回路を備えた装置、半導体集積回路におけるクロックの制御方法、並びにプログラム。
JP2009075973A (ja) 電子機器及び当該電子機器の電力制御方法
JP5121010B2 (ja) 画像形成装置
JP2008041106A (ja) 半導体集積回路装置、クロック制御方法及びデータ転送制御方法
JP5977308B2 (ja) スリープモードを有する電子回路
JP2002328744A (ja) 半導体集積回路装置
JP4355648B2 (ja) 複数ｃｐｕクロック制御システム、その制御方法及びそのプログラム
JP5003211B2 (ja) クロック制御回路及びクロック制御方法
JP2008217063A (ja) 半導体装置
CN108268086B (zh) 半导体装置、半导体系统以及操作半导体装置的方法
JP2019160150A (ja) 半導体装置
CN108345350A (zh) 片上系统、半导体系统以及时钟信号输出电路
JP2005182693A (ja) 多重化システムおよびプロセッサモジュール
JP4741632B2 (ja) 半導体集積回路装置
JP6421779B2 (ja) 信号生成装置、及び信号生成方法
JP2004013799A (ja) クロック切り替えシステム
JP2009301428A (ja) 画像処理装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170914

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20170914

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20180524

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20180612

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180810

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20180828

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20180925

R151 Written notification of patent or utility model registration

Ref document number: 6410538

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

LAPS Cancellation because of no payment of annual fees