JP6343122B2 - 半導体装置の作製方法 - Google Patents

半導体装置の作製方法 Download PDF

Info

Publication number
JP6343122B2
JP6343122B2 JP2013080152A JP2013080152A JP6343122B2 JP 6343122 B2 JP6343122 B2 JP 6343122B2 JP 2013080152 A JP2013080152 A JP 2013080152A JP 2013080152 A JP2013080152 A JP 2013080152A JP 6343122 B2 JP6343122 B2 JP 6343122B2
Authority
JP
Japan
Prior art keywords
wiring
insulating layer
layer
oxygen
oxide
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2013080152A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013236066A (ja
JP2013236066A5 (enExample
Inventor
山崎　舜平
舜平 山崎
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to JP2013080152A priority Critical patent/JP6343122B2/ja
Publication of JP2013236066A publication Critical patent/JP2013236066A/ja
Publication of JP2013236066A5 publication Critical patent/JP2013236066A5/ja
Application granted granted Critical
Publication of JP6343122B2 publication Critical patent/JP6343122B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/58—Structural electrical arrangements for semiconductor devices not otherwise provided for, e.g. in combination with batteries
    • H01L23/60—Protection against electrostatic charges or discharges, e.g. Faraday shields
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/01—Manufacture or treatment
    • H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D30/00—Field-effect transistors [FET]
    • H10D30/60—Insulated-gate field-effect transistors [IGFET]
    • H10D30/67—Thin-film transistors [TFT]
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/421—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer
    • H10D86/423—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs having a particular composition, shape or crystalline structure of the active layer comprising semiconductor materials not belonging to the Group IV, e.g. InGaZnO
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/441—Interconnections, e.g. scanning lines
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/441—Interconnections, e.g. scanning lines
    • H10D86/443—Interconnections, e.g. scanning lines adapted for preventing breakage, peeling or short circuiting
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
    • H10D89/60—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Thin Film Transistor (AREA)
  • Electroluminescent Light Sources (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
JP2013080152A 2012-04-13 2013-04-08 半導体装置の作製方法 Expired - Fee Related JP6343122B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2013080152A JP6343122B2 (ja) 2012-04-13 2013-04-08 半導体装置の作製方法

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2012092351 2012-04-13
JP2012092351 2012-04-13
JP2013080152A JP6343122B2 (ja) 2012-04-13 2013-04-08 半導体装置の作製方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2018043860A Division JP6480619B2 (ja) 2012-04-13 2018-03-12 半導体装置

Publications (3)

Publication Number Publication Date
JP2013236066A JP2013236066A (ja) 2013-11-21
JP2013236066A5 JP2013236066A5 (enExample) 2016-03-10
JP6343122B2 true JP6343122B2 (ja) 2018-06-13

Family

ID=49324282

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2013080152A Expired - Fee Related JP6343122B2 (ja) 2012-04-13 2013-04-08 半導体装置の作製方法
JP2018043860A Expired - Fee Related JP6480619B2 (ja) 2012-04-13 2018-03-12 半導体装置

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2018043860A Expired - Fee Related JP6480619B2 (ja) 2012-04-13 2018-03-12 半導体装置

Country Status (3)

Country Link
US (2) US9166054B2 (enExample)
JP (2) JP6343122B2 (enExample)
KR (1) KR102034900B1 (enExample)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8673426B2 (en) * 2011-06-29 2014-03-18 Semiconductor Energy Laboratory Co., Ltd. Driver circuit, method of manufacturing the driver circuit, and display device including the driver circuit
KR20130105392A (ko) * 2012-03-14 2013-09-25 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치
JP2014045175A (ja) 2012-08-02 2014-03-13 Semiconductor Energy Lab Co Ltd 半導体装置
US8927985B2 (en) 2012-09-20 2015-01-06 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
KR101695296B1 (ko) * 2012-12-27 2017-01-13 엘지디스플레이 주식회사 박막트랜지스터 어레이 기판 및 그의 제조방법
CN103441119B (zh) * 2013-07-05 2016-03-30 京东方科技集团股份有限公司 一种制造esd器件的方法、esd器件和显示面板
KR102392059B1 (ko) * 2013-07-29 2022-04-28 삼성전자주식회사 반도체 소자 및 그 제조 방법
KR102099881B1 (ko) 2013-09-03 2020-05-15 삼성전자 주식회사 반도체 소자 및 그 제조 방법
US9601634B2 (en) 2013-12-02 2017-03-21 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
KR102220450B1 (ko) * 2013-12-02 2021-02-25 가부시키가이샤 한도오따이 에네루기 켄큐쇼 표시 장치
JP6444714B2 (ja) * 2013-12-20 2018-12-26 株式会社半導体エネルギー研究所 半導体装置の作製方法
WO2015132697A1 (en) * 2014-03-07 2015-09-11 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
KR102441560B1 (ko) * 2015-04-07 2022-09-08 삼성디스플레이 주식회사 박막트랜지스터 어레이 기판 및 이를 구비한 유기 발광 표시 장치
CN104880879A (zh) * 2015-06-19 2015-09-02 京东方科技集团股份有限公司 Coa阵列基板及其制造方法、显示装置
CN205384420U (zh) * 2016-01-07 2016-07-13 合肥鑫晟光电科技有限公司 显示基板和显示装置
JP6802653B2 (ja) 2016-07-15 2020-12-16 株式会社ジャパンディスプレイ 表示装置
CN110114718B (zh) 2017-01-16 2023-10-10 株式会社半导体能源研究所 显示装置及其制造方法
US10775490B2 (en) * 2017-10-12 2020-09-15 Infineon Technologies Ag Radio frequency systems integrated with displays and methods of formation thereof
JP2019161182A (ja) * 2018-03-16 2019-09-19 株式会社リコー 電界効果型トランジスタ及びその製造方法、表示素子、表示装置、システム
US10997906B2 (en) 2018-03-28 2021-05-04 Sakai Display Products Corporation Organic EL display apparatus with reduced surface roughness and electrode having silver and ITO and manufacturing method therefor
TWI667780B (zh) * 2018-08-02 2019-08-01 友達光電股份有限公司 顯示面板
JP6802887B2 (ja) * 2019-07-29 2020-12-23 堺ディスプレイプロダクト株式会社 有機ｅｌ表示装置及びその製造方法
US12113115B2 (en) 2021-02-09 2024-10-08 Taiwan Semiconductor Manufacturing Company Limited Thin film transistor including a compositionally-graded gate dielectric and methods for forming the same

Family Cites Families (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2644751B2 (ja) * 1987-05-08 1997-08-25 株式会社日立製作所 液晶表示装置
JPH0239029A (ja) * 1988-07-28 1990-02-08 Matsushita Electric Ind Co Ltd 液晶表示装置
JP2625585B2 (ja) * 1991-03-08 1997-07-02 沖電気工業株式会社 薄膜トランジスタアレイ基板及びその製造方法
JPH0830799B2 (ja) 1994-04-26 1996-03-27 セイコーエプソン株式会社 液晶表示装置
JPH08106108A (ja) * 1994-10-05 1996-04-23 Fujitsu Ltd 薄膜トランジスタマトリクス及びその製造方法
JP3072707B2 (ja) 1995-10-31 2000-08-07 インターナショナル・ビジネス・マシーンズ・コーポレ−ション 液晶表示装置及びその製造方法
JP3647542B2 (ja) * 1996-02-20 2005-05-11 株式会社半導体エネルギー研究所 液晶表示装置
JP4032443B2 (ja) * 1996-10-09 2008-01-16 セイコーエプソン株式会社 薄膜トランジスタ、回路、アクティブマトリクス基板、液晶表示装置
JPH10198292A (ja) 1996-12-30 1998-07-31 Semiconductor Energy Lab Co Ltd 半導体装置およびその作製方法
JPH10325963A (ja) * 1997-05-26 1998-12-08 Sharp Corp アクティブマトリクス型表示装置の製造方法
JP2001013523A (ja) * 1999-06-30 2001-01-19 Nec Corp 液晶表示装置及びその製造方法
US6825488B2 (en) 2000-01-26 2004-11-30 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method thereof
JP3590034B2 (ja) * 2002-04-26 2004-11-17 Ｎｅｃエレクトロニクス株式会社 半導体容量素子及びその製造方法
KR100866976B1 (ko) 2002-09-03 2008-11-05 엘지디스플레이 주식회사 액정표시장치용 어레이기판과 제조방법
KR100883769B1 (ko) 2002-11-08 2009-02-18 엘지디스플레이 주식회사 액정표시장치용 어레이기판 제조방법
KR100971950B1 (ko) * 2003-06-30 2010-07-23 엘지디스플레이 주식회사 액정표시장치용 어레이기판과 제조방법
US7146596B2 (en) * 2003-08-29 2006-12-05 International Business Machines Corporation Integrated circuit chip having a ringed wiring layer interposed between a contact layer and a wiring grid
US7021821B2 (en) * 2004-05-28 2006-04-04 Honeywell International Inc. Differential thermal sensors
KR101064189B1 (ko) * 2004-08-03 2011-09-14 삼성전자주식회사 컬러필터 기판, 표시패널 및 이의 제조방법
KR100669720B1 (ko) * 2004-08-06 2007-01-16 삼성에스디아이 주식회사 평판 디스플레이 장치
US7332360B2 (en) * 2004-10-25 2008-02-19 Applied Materials, Inc. Early detection of metal wiring reliability using a noise spectrum
US7791072B2 (en) 2004-11-10 2010-09-07 Canon Kabushiki Kaisha Display
US7445966B2 (en) * 2005-06-24 2008-11-04 International Business Machines Corporation Method and structure for charge dissipation during fabrication of integrated circuits and isolation thereof
JP4467495B2 (ja) * 2005-09-28 2010-05-26 新光電気工業株式会社 配線パターン決定方法およびそのコンピュータプログラム
KR100651825B1 (ko) * 2005-11-29 2006-12-01 한국과학기술원 기계적인 스위치를 이용한 메모리 어레이, 그의 제어 방법,기계적인 스위치를 이용한 표시 장치 및 그의 제어 방법
JP5214125B2 (ja) * 2006-09-11 2013-06-19 三星ディスプレイ株式會社 配線構造と配線形成方法及び薄膜トランジスタ基板とその製造方法
US7852446B2 (en) * 2006-09-18 2010-12-14 Samsung Electronics Co., Ltd. Liquid crystal display and method of driving the same
KR101320651B1 (ko) * 2006-11-28 2013-10-22 엘지디스플레이 주식회사 수평 전계 인가형 액정표시패널의 제조방법
JP2009016596A (ja) * 2007-07-05 2009-01-22 Elpida Memory Inc 半導体装置及び半導体装置の製造方法
JP2009042680A (ja) * 2007-08-10 2009-02-26 Sony Corp Ｔｆｔ基板及びその製造方法
US20090065841A1 (en) * 2007-09-06 2009-03-12 Assaf Shappir SILICON OXY-NITRIDE (SiON) LINER, SUCH AS OPTIONALLY FOR NON-VOLATILE MEMORY CELLS
JP5329068B2 (ja) * 2007-10-22 2013-10-30 ルネサスエレクトロニクス株式会社 半導体装置
EP2568498A3 (en) * 2007-10-31 2013-04-24 Agere Systems Inc. Bond pad support structure for semiconductor device
KR101480004B1 (ko) * 2008-02-21 2015-01-08 삼성디스플레이 주식회사 표시판 및 그 제조 방법
JP5414213B2 (ja) * 2008-07-18 2014-02-12 株式会社ジャパンディスプレイ 画像表示装置およびその製造方法
KR101489652B1 (ko) * 2008-09-02 2015-02-06 삼성디스플레이 주식회사 박막 트랜지스터 기판 및 이의 제조 방법
WO2010050419A1 (en) * 2008-10-31 2010-05-06 Semiconductor Energy Laboratory Co., Ltd. Driver circuit and display device
KR101791370B1 (ko) 2009-07-10 2017-10-27 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치
KR101962603B1 (ko) * 2009-10-16 2019-03-28 가부시키가이샤 한도오따이 에네루기 켄큐쇼 액정 표시 장치 및 액정 표시 장치를 포함한 전자 기기
JP5708910B2 (ja) * 2010-03-30 2015-04-30 ソニー株式会社 薄膜トランジスタおよびその製造方法、並びに表示装置
KR20130045418A (ko) 2010-04-23 2013-05-03 가부시키가이샤 한도오따이 에네루기 켄큐쇼 반도체 장치의 제작 방법
JP5705559B2 (ja) * 2010-06-22 2015-04-22 ルネサスエレクトロニクス株式会社 半導体装置、及び、半導体装置の製造方法
US9142568B2 (en) * 2010-09-10 2015-09-22 Semiconductor Energy Laboratory Co., Ltd. Method for manufacturing light-emitting display device
WO2012073798A1 (en) * 2010-11-30 2012-06-07 Semiconductor Energy Laboratory Co., Ltd. Liquid crystal display device
US8710497B2 (en) * 2011-12-08 2014-04-29 LG Dispay Co., Ltd Array substrate including thin film transistor and method of fabricating the same

Also Published As

Publication number Publication date
US9166054B2 (en) 2015-10-20
US20160043112A1 (en) 2016-02-11
JP2018101807A (ja) 2018-06-28
JP2013236066A (ja) 2013-11-21
KR20130116016A (ko) 2013-10-22
KR102034900B1 (ko) 2019-10-21
US10153307B2 (en) 2018-12-11
JP6480619B2 (ja) 2019-03-13
US20130270562A1 (en) 2013-10-17

Similar Documents

Publication Publication Date Title
JP6480619B2 (ja) 半導体装置
US10879274B2 (en) Semiconductor device
JP6145493B2 (ja) 半導体装置の作製方法
JP2025142018A (ja) 半導体装置
JP5925449B2 (ja) 液晶表示装置の作製方法
JP5933878B2 (ja) 半導体装置
JP5806043B2 (ja) 半導体装置の作製方法
KR101938726B1 (ko) 반도체 장치 및 그 제조 방법
JP6006975B2 (ja) 半導体装置の作製方法
JP6059968B2 (ja) 半導体装置、及び液晶表示装置
JP5797982B2 (ja) 半導体装置
KR20190076062A (ko) 반도체 장치 및 반도체 장치의 제작 방법
JP2019176182A (ja) 半導体装置
JP6076617B2 (ja) 表示装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160120

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20160120

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20161205

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20161220

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170131

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20170704

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20170721

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20171212

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180312

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20180322

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20180501

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20180518

R150 Certificate of patent or registration of utility model

Ref document number: 6343122

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees