JP6009228B2 - 電子部品内蔵基板の製造方法 - Google Patents
電子部品内蔵基板の製造方法 Download PDFInfo
- Publication number
- JP6009228B2 JP6009228B2 JP2012122588A JP2012122588A JP6009228B2 JP 6009228 B2 JP6009228 B2 JP 6009228B2 JP 2012122588 A JP2012122588 A JP 2012122588A JP 2012122588 A JP2012122588 A JP 2012122588A JP 6009228 B2 JP6009228 B2 JP 6009228B2
- Authority
- JP
- Japan
- Prior art keywords
- insulating layer
- electronic component
- core material
- layer
- auxiliary insulating
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K1/00—Printed circuits
- H05K1/18—Printed circuits structurally associated with non-printed electric components
- H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in the printed circuit board, e.g. insert mounted components [IMC]
- H05K1/185—Components encapsulated in the insulating substrate of the printed circuit or incorporated in internal layers of a multilayer circuit
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4602—Manufacturing multilayer circuits characterized by a special circuit board as base or central core whereon additional circuit layers are built or additional circuit boards are laminated
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/10—Bump connectors; Manufacturing methods related thereto
- H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
- H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
- H01L2224/161—Disposition
- H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32225—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73203—Bump and layer connectors
- H01L2224/73204—Bump and layer connectors the bump connector being embedded into the layer connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/153—Connection portion
- H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
- H01L2924/15313—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a land array, e.g. LGA
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0183—Dielectric layers
- H05K2201/0195—Dielectric or adhesive layers comprising a plurality of layers, e.g. in a multilayer structure
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/10—Details of components or other objects attached to or integrated in a printed circuit board
- H05K2201/10613—Details of electrical connections of non-printed components, e.g. special leads
- H05K2201/10621—Components characterised by their electrical contacts
- H05K2201/10636—Leadless chip, e.g. chip capacitor or resistor
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/01—Tools for processing; Objects used during processing
- H05K2203/0191—Using tape or non-metallic foil in a process, e.g. during filling of a hole with conductive paste
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/46—Manufacturing multilayer circuits
- H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits
- H05K3/4652—Adding a circuit layer by laminating a metal foil or a preformed metal foil pattern
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02P—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN THE PRODUCTION OR PROCESSING OF GOODS
- Y02P70/00—Climate change mitigation technologies in the production process for final industrial or consumer products
- Y02P70/50—Manufacturing or production processes characterised by the final manufactured product
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2012122588A JP6009228B2 (ja) | 2012-05-30 | 2012-05-30 | 電子部品内蔵基板の製造方法 |
| KR1020130060110A KR102032171B1 (ko) | 2012-05-30 | 2013-05-28 | 전자 부품 내장 기판 및 그 제조 방법 |
| US13/904,447 US9247646B2 (en) | 2012-05-30 | 2013-05-29 | Electronic component built-in substrate and method of manufacturing the same |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2012122588A JP6009228B2 (ja) | 2012-05-30 | 2012-05-30 | 電子部品内蔵基板の製造方法 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2013247353A JP2013247353A (ja) | 2013-12-09 |
| JP2013247353A5 JP2013247353A5 (enExample) | 2015-07-02 |
| JP6009228B2 true JP6009228B2 (ja) | 2016-10-19 |
Family
ID=49668866
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2012122588A Active JP6009228B2 (ja) | 2012-05-30 | 2012-05-30 | 電子部品内蔵基板の製造方法 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US9247646B2 (enExample) |
| JP (1) | JP6009228B2 (enExample) |
| KR (1) | KR102032171B1 (enExample) |
Families Citing this family (18)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9711392B2 (en) * | 2012-07-25 | 2017-07-18 | Infineon Technologies Ag | Field emission devices and methods of making thereof |
| TWI610606B (zh) * | 2013-02-21 | 2018-01-01 | 味之素股份有限公司 | 零件內建配線基板之製造方法及半導體裝置 |
| JP2015035497A (ja) * | 2013-08-09 | 2015-02-19 | イビデン株式会社 | 電子部品内蔵配線板 |
| JP6350093B2 (ja) * | 2013-12-16 | 2018-07-04 | 味の素株式会社 | 部品内蔵基板の製造方法および半導体装置 |
| KR102281468B1 (ko) | 2014-07-16 | 2021-07-27 | 삼성전기주식회사 | 칩 내장형 기판 및 이의 제조 방법 |
| US9420693B2 (en) * | 2014-09-18 | 2016-08-16 | Intel Corporation | Integration of embedded thin film capacitors in package substrates |
| JP6428164B2 (ja) * | 2014-10-31 | 2018-11-28 | 日立化成株式会社 | 半導体装置及びその製造方法 |
| KR102356810B1 (ko) * | 2015-01-22 | 2022-01-28 | 삼성전기주식회사 | 전자부품내장형 인쇄회로기판 및 그 제조방법 |
| JP6712764B2 (ja) | 2015-05-25 | 2020-06-24 | パナソニックIpマネジメント株式会社 | 伸縮性フレキシブル基板およびその製造方法 |
| JP6639934B2 (ja) * | 2016-02-08 | 2020-02-05 | 新光電気工業株式会社 | 配線基板、半導体装置及び配線基板の製造方法 |
| US11270920B2 (en) * | 2018-08-14 | 2022-03-08 | Medtronic, Inc. | Integrated circuit package and method of forming same |
| US10903169B2 (en) * | 2019-04-30 | 2021-01-26 | Advanced Semiconductor Engineering, Inc. | Conductive structure and wiring structure including the same |
| US11018083B2 (en) * | 2019-07-17 | 2021-05-25 | Taiwan Semiconductor Manufacturing Company, Ltd. | Semiconductor package and manufacturing method thereof |
| CN112026329B (zh) * | 2020-09-15 | 2021-05-11 | 福建鑫宏华机械有限公司 | 一种铝基覆铜板制作方法 |
| JP6899027B1 (ja) * | 2020-10-13 | 2021-07-07 | 株式会社 ゼンショーホールディングス | 可溶化物の製造方法 |
| KR20220130916A (ko) * | 2021-03-19 | 2022-09-27 | 삼성전기주식회사 | 전자부품 내장기판 |
| WO2022240814A1 (en) | 2021-05-14 | 2022-11-17 | KYOCERA AVX Components Corporation | Embeddable semiconductor-based capacitor |
| DE112022002608T5 (de) * | 2021-05-14 | 2024-03-14 | KYOCERA AVX Components Corporation | Einbettbarer kondensator auf halbleiterbasis |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4551468B2 (ja) * | 2007-09-05 | 2010-09-29 | 太陽誘電株式会社 | 電子部品内蔵型多層基板 |
| JP5284155B2 (ja) * | 2008-03-24 | 2013-09-11 | 日本特殊陶業株式会社 | 部品内蔵配線基板 |
| US8120158B2 (en) * | 2009-11-10 | 2012-02-21 | Infineon Technologies Ag | Laminate electronic device |
| KR101084252B1 (ko) * | 2010-03-05 | 2011-11-17 | 삼성전기주식회사 | 전자소자 내장형 인쇄회로기판 및 그 제조방법 |
| JP5001395B2 (ja) | 2010-03-31 | 2012-08-15 | イビデン株式会社 | 配線板及び配線板の製造方法 |
-
2012
- 2012-05-30 JP JP2012122588A patent/JP6009228B2/ja active Active
-
2013
- 2013-05-28 KR KR1020130060110A patent/KR102032171B1/ko active Active
- 2013-05-29 US US13/904,447 patent/US9247646B2/en active Active
Also Published As
| Publication number | Publication date |
|---|---|
| JP2013247353A (ja) | 2013-12-09 |
| KR20130135097A (ko) | 2013-12-10 |
| KR102032171B1 (ko) | 2019-10-16 |
| US20130319740A1 (en) | 2013-12-05 |
| US9247646B2 (en) | 2016-01-26 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP6009228B2 (ja) | 電子部品内蔵基板の製造方法 | |
| JP6200178B2 (ja) | 電子部品内蔵基板及びその製造方法 | |
| JP4635033B2 (ja) | 配線基板の製造方法及び電子部品実装構造体の製造方法 | |
| CN103747616B (zh) | 元器件内置模块 | |
| JP6208411B2 (ja) | 配線基板及びその製造方法 | |
| JP2011199077A (ja) | 多層配線基板の製造方法 | |
| WO2006011320A1 (ja) | 複合型電子部品及びその製造方法 | |
| US20180092220A1 (en) | Embedding a Component in a Core on Conductive Foil | |
| KR20140086824A (ko) | 배선 기판의 제조 방법 | |
| JP2017073458A (ja) | 配線基板とその製造方法 | |
| JP4183708B2 (ja) | 部品内蔵基板の製造方法 | |
| JP4460341B2 (ja) | 配線基板およびその製造方法 | |
| JP2002076637A (ja) | チップ部品内蔵基板及びその製造方法 | |
| KR101205464B1 (ko) | 인쇄회로기판 제조방법 | |
| US20240188216A1 (en) | Circuit board, method for manufacturing circuit board, and electronic device | |
| JP2017028024A (ja) | 部品搭載基板、部品内蔵基板、部品搭載基板の製造方法および部品内蔵基板の製造方法 | |
| JP5432354B2 (ja) | 配線基板製造用の仮基板及びその製造方法 | |
| JP2008182039A (ja) | 多層配線板およびその製造方法 | |
| JP5385699B2 (ja) | 積層配線基板の製造方法 | |
| KR101138542B1 (ko) | 다층 인쇄회로기판의 제조방법 | |
| JP5097006B2 (ja) | プリント配線基板及びその製造方法 | |
| KR100796981B1 (ko) | 인쇄회로기판 제조방법 | |
| JP7576201B1 (ja) | 多層基板の製造方法 | |
| JP4892924B2 (ja) | 多層プリント配線基板及びその製造方法 | |
| KR20110130604A (ko) | 복수의 소자가 내장된 집적 인쇄회로기판 및 그 제조 방법 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20150519 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20150519 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20160209 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20160223 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20160401 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20160621 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20160727 |
|
| A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20160804 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20160906 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20160914 |
|
| R150 | Certificate of patent or registration of utility model |
Ref document number: 6009228 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |