JP5997029B2 - 機能ブロックを含むＳｏＣのクロック制御方法、それを具現したＳｏＣ、及びそれを含む半導体システム - Google Patents

機能ブロックを含むＳｏＣのクロック制御方法、それを具現したＳｏＣ、及びそれを含む半導体システム Download PDF

Info

Publication number
JP5997029B2
JP5997029B2 JP2012268484A JP2012268484A JP5997029B2 JP 5997029 B2 JP5997029 B2 JP 5997029B2 JP 2012268484 A JP2012268484 A JP 2012268484A JP 2012268484 A JP2012268484 A JP 2012268484A JP 5997029 B2 JP5997029 B2 JP 5997029B2
Authority
JP
Japan
Prior art keywords
state
frequency
functional block
mode
operating frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2012268484A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013122759A (ja
JP2013122759A5 (enExample
Inventor
東 根 金
東 根 金
純 ▲チョル▼ 權
純 ▲チョル▼ 權
時 永 金
時 永 金
宰 坤 李
宰 坤 李
▲ジュン▼ 訓 許
▲ジュン▼ 訓 許
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of JP2013122759A publication Critical patent/JP2013122759A/ja
Publication of JP2013122759A5 publication Critical patent/JP2013122759A5/ja
Application granted granted Critical
Publication of JP5997029B2 publication Critical patent/JP5997029B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/01—Shaping pulses
    • H03K5/04—Shaping pulses by increasing duration; by decreasing duration
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/08—Clock generators with changeable or programmable clock frequency
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/324—Power saving characterised by the action undertaken by lowering clock frequency
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K21/00—Details of pulse counters or frequency dividers
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K21/00—Details of pulse counters or frequency dividers
    • H03K21/08—Output circuits
    • H03K21/10—Output circuits comprising logic circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/19—Monitoring patterns of pulse trains
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D30/00—Reducing energy consumption in communication networks
    • Y02D30/50—Reducing energy consumption in communication networks in wire-line communication networks, e.g. low power modes or reduced link rate

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Power Sources (AREA)
  • Manipulation Of Pulses (AREA)
JP2012268484A 2011-12-12 2012-12-07 機能ブロックを含むＳｏＣのクロック制御方法、それを具現したＳｏＣ、及びそれを含む半導体システム Active JP5997029B2 (ja)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
KR1020110133195A KR101851614B1 (ko) 2011-12-12 2011-12-12 기능블럭을 포함하는 ＳｏＣ의 클락 제어 방법, 이를 구현한 ＳｏＣ 및 이를 포함하는 반도체 시스템
KR10-2011-0133195 2011-12-12
US13/687637 2012-11-28
US13/687,637 US8928385B2 (en) 2011-12-12 2012-11-28 Methods of controlling clocks in system on chip including function blocks, systems on chips and semiconductor systems including the same

Publications (3)

Publication Number Publication Date
JP2013122759A JP2013122759A (ja) 2013-06-20
JP2013122759A5 JP2013122759A5 (enExample) 2015-11-19
JP5997029B2 true JP5997029B2 (ja) 2016-09-21

Family

ID=48571413

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012268484A Active JP5997029B2 (ja) 2011-12-12 2012-12-07 機能ブロックを含むＳｏＣのクロック制御方法、それを具現したＳｏＣ、及びそれを含む半導体システム

Country Status (5)

Country Link
US (2) US8928385B2 (enExample)
JP (1) JP5997029B2 (enExample)
KR (1) KR101851614B1 (enExample)
CN (1) CN103163940B (enExample)
TW (1) TWI564705B (enExample)

Families Citing this family (44)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5613605B2 (ja) * 2011-03-28 2014-10-29 ルネサスエレクトロニクス株式会社 クロック生成回路、それを用いたプロセッサシステム、及びクロック周波数制御方法
JP2013003911A (ja) 2011-06-17 2013-01-07 Sony Corp 電子機器、電子機器の制御方法およびプログラム
US9823990B2 (en) 2012-09-05 2017-11-21 Nvidia Corporation System and process for accounting for aging effects in a computing device
EP3053003A4 (en) * 2013-09-30 2017-05-24 Intel Corporation Early wake-warn for clock gating control
US20150194951A1 (en) * 2014-01-06 2015-07-09 Nvidia Corporation Toggling a clocked component using a slow clock to address bias temperature instability aging
US9678556B2 (en) * 2014-02-10 2017-06-13 Qualcomm Incorporated Dynamic clock and voltage scaling with low-latency switching
CA3238603A1 (en) * 2014-03-18 2015-09-18 Smartrek Technologies Inc. Mesh network system and techniques
DE102015112253A1 (de) 2014-08-26 2016-03-03 Samsung Electronics Co., Ltd. Integrierte Leistungsverwaltungsschaltung, Leistungsverwaltungsverfahren, mobile Vorrichtung und Takteinstellverfahren
KR102320399B1 (ko) 2014-08-26 2021-11-03 삼성전자주식회사 전원 관리 칩, 그것을 포함하는 모바일 장치 및 그것의 클록 조절 방법
CN104216502B (zh) * 2014-08-28 2017-02-15 华南理工大学 一种具有前瞻属性的SoC动态电压频率调节方法
KR102165265B1 (ko) * 2014-09-02 2020-10-13 삼성전자 주식회사 하드웨어 전력 관리 유닛을 이용하여 클락 신호를 조절할 수 있는 애플리케이션 프로세서와 이를 포함하는 장치들
KR102325453B1 (ko) * 2014-12-04 2021-11-11 삼성전자주식회사 반도체 장치의 동작 방법
FR3030177B1 (fr) * 2014-12-16 2016-12-30 Stmicroelectronics Rousset Dispositif electronique comprenant un module de reveil d'un appareil electronique distinct d'un coeur de traitement
US9413361B1 (en) 2015-01-28 2016-08-09 Apple Inc. Closed loop clock signal generator with multiple reference clocks
US10120408B2 (en) 2015-09-30 2018-11-06 Texas Instruments Incorporated Event controlled clock switching
CN105892614A (zh) * 2015-12-18 2016-08-24 乐视移动智能信息技术（北京）有限公司 一种智能终端的功耗管控方法及系统
US10139884B2 (en) * 2015-12-23 2018-11-27 Toshiba Memory Corporation Power loss protection for solid state drives
US10296076B2 (en) 2016-05-16 2019-05-21 Qualcomm Incorporated Supply voltage droop management circuits for reducing or avoiding supply voltage droops
US10061368B2 (en) * 2016-05-26 2018-08-28 International Business Machines Corporation Enhancing performance of one or more slower partitions of an integrated circuit to improve performance of the integrated circuit
US9628089B1 (en) * 2016-06-24 2017-04-18 Qualcomm Incorporated Supply voltage tracking clock generator in adaptive clock distribution systems
LU93286B1 (en) * 2016-11-03 2018-05-14 Iee Sa Signal Generator Circuit
CN108268117B (zh) * 2017-01-03 2023-05-26 三星电子株式会社 半导体装置以及半导体系统
CN107179820B (zh) * 2017-05-03 2020-08-07 珠海全志科技股份有限公司 处理装置运行的保护方法及设备
CN109426329A (zh) * 2017-08-30 2019-03-05 比亚迪股份有限公司 片上系统及其时钟频率动态控制方法和装置
CN109698696B (zh) * 2017-10-24 2021-06-18 比亚迪半导体股份有限公司 时钟分频方法、装置、系统、片上系统及存储介质
US10761581B2 (en) * 2017-12-08 2020-09-01 Smartech Worldwide Limited Method and module for programmable power management, and system on chip
US11144086B1 (en) * 2018-01-22 2021-10-12 Marvell Israel (M.I.S.L) Ltd. Systems and methods for dynamic configuration of a device clock
CN110502065A (zh) * 2018-05-17 2019-11-26 瑞昱半导体股份有限公司 时钟管理电路及时钟管理方法
TWI770516B (zh) * 2018-08-21 2022-07-11 慧榮科技股份有限公司 操作頻率調整方法及電腦程式產品及裝置
TWI697839B (zh) * 2018-08-21 2020-07-01 慧榮科技股份有限公司 操作頻率調整方法及電腦程式產品及裝置
CN113220108B (zh) 2018-08-21 2023-09-26 慧荣科技股份有限公司 计算机可读取存储介质、操作频率调整方法及装置
KR102800350B1 (ko) 2019-10-16 2025-04-28 삼성전자주식회사 클럭 사이클에 기반하여 전력을 모니터링하는 동적 전력 모니터, 프로세서, 및 시스템 온 칩
US11251801B2 (en) * 2019-11-11 2022-02-15 Realtek Semiconductor Corporation Frequency adjusting apparatus and frequency adjusting method
JP6876113B2 (ja) * 2019-11-13 2021-05-26 レノボ・シンガポール・プライベート・リミテッド 情報処理装置および制御方法
CN111541451B (zh) * 2020-06-23 2021-10-29 深圳比特微电子科技有限公司 用于对时钟信号进行升频的方法和时钟电路
US11249530B1 (en) 2020-11-25 2022-02-15 Qualcomm Incorporated Adaptive voltage controller
TWI766514B (zh) * 2020-12-30 2022-06-01 新唐科技股份有限公司 電子裝置及其供電方法
KR20220117999A (ko) 2021-02-18 2022-08-25 에스케이하이닉스 주식회사 데이터 저장 장치 및 그것의 동작 방법
US20230031295A1 (en) * 2021-07-30 2023-02-02 Advanced Micro Devices, Inc. Reduced power clock generator for low power devices
US11971741B2 (en) * 2021-08-06 2024-04-30 Qualcomm Incorporated Aging mitigation
CN116743612A (zh) * 2022-03-02 2023-09-12 华为技术有限公司 管理网络芯片的方法、装置、通信设备和存储介质
US20220268837A1 (en) * 2022-05-10 2022-08-25 Intel Corporation Techniques For Reduction Of Degradation In Channels Caused By Bias Temperature Instability
DE102022116987B3 (de) * 2022-07-07 2023-11-02 Preh Gmbh Schaltungsanordnung und Verfahren zur Betriebszustandssteuerung eines Schaltkreises
US12375070B2 (en) * 2023-03-16 2025-07-29 Texas Instruments Incorporated Dynamic control of a multi-trim oscillator

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63131616A (ja) * 1986-11-20 1988-06-03 Mitsubishi Electric Corp プログラマブルクロツク分周器
DE4029598A1 (de) * 1990-09-19 1992-03-26 Philips Patentverwaltung Schaltungsanordnung zur zeitweisen verzoegerung des programmablaufs in einem mikroprozessor
IL110181A (en) * 1994-06-30 1998-02-08 Softchip Israel Ltd Install microprocessor and peripherals
JP4181317B2 (ja) * 2000-10-26 2008-11-12 松下電器産業株式会社 集積回路の電力管理システム
JP2002182776A (ja) * 2000-12-18 2002-06-26 Kenwood Corp 動作周波数制御システム及び動作周波数制御方法
JP2003256065A (ja) * 2002-02-26 2003-09-10 Nec Corp クロック制御方法、クロック制御回路及びデータ処理装置
US6922111B2 (en) * 2002-12-20 2005-07-26 Intel Corporation Adaptive frequency clock signal
JP2004206480A (ja) 2002-12-25 2004-07-22 Seiko Epson Corp 半導体集積回路
US7171577B2 (en) * 2003-10-06 2007-01-30 Texas Instruments Incorporated Methods and apparatus for a system clock divider
TWI387279B (zh) * 2003-10-15 2013-02-21 Qualcomm Inc 高速媒體存取控制及直接鏈路協定
US7176738B1 (en) * 2003-11-20 2007-02-13 Integrated Device Technology, Inc. Method and apparatus for clock generation
KR101136036B1 (ko) 2003-12-24 2012-04-18 삼성전자주식회사 유휴 모드에서의 전력 소모가 감소된 프로세서 시스템 및그 방법
JP4490298B2 (ja) * 2004-03-02 2010-06-23 三菱電機株式会社 プロセッサ電力制御装置及びプロセッサ電力制御方法
JP2005339310A (ja) * 2004-05-28 2005-12-08 Renesas Technology Corp 半導体装置
US7522883B2 (en) * 2004-12-14 2009-04-21 Quellan, Inc. Method and system for reducing signal interference
KR100661174B1 (ko) * 2005-09-23 2006-12-26 삼성전자주식회사 절전을 위한 클럭의 자동 온/오프가 가능한 모듈장치 및 그클럭 자동 온/오프방법
JP4402641B2 (ja) * 2005-11-25 2010-01-20 キヤノン株式会社 クロック供給装置及びその制御方法
JP2008123402A (ja) 2006-11-15 2008-05-29 Yaskawa Electric Corp 可変クロック発生回路および可変クロック発生回路を備えたサーボドライブ装置
KR20100114987A (ko) * 2009-04-17 2010-10-27 삼성전자주식회사 클락 주파수를 조절할 수 있는 방법과 장치
US8726047B2 (en) * 2010-05-07 2014-05-13 Samsung Electronics Co., Ltd. System on chip, devices having the same, and method for power control of the SOC

Also Published As

Publication number Publication date
US8928385B2 (en) 2015-01-06
US20150084675A1 (en) 2015-03-26
CN103163940B (zh) 2017-10-03
TW201331748A (zh) 2013-08-01
KR20130066398A (ko) 2013-06-20
TWI564705B (zh) 2017-01-01
CN103163940A (zh) 2013-06-19
KR101851614B1 (ko) 2018-06-12
US20130147526A1 (en) 2013-06-13
JP2013122759A (ja) 2013-06-20
US9054680B2 (en) 2015-06-09

Similar Documents

Publication Publication Date Title
JP5997029B2 (ja) 機能ブロックを含むＳｏＣのクロック制御方法、それを具現したＳｏＣ、及びそれを含む半導体システム
US8959369B2 (en) Hardware automatic performance state transitions in system on processor sleep and wake events
US8880924B2 (en) Hot-plugging of multi-core processor
US9383789B2 (en) Thermal control apparatus and methodology
EP2477090A2 (en) Coordinating performance parameters in multiple circuits
US10410688B2 (en) Managing power state in one power domain based on power states in another power domain
US9411404B2 (en) Coprocessor dynamic power gating for on-die leakage reduction
US20120119803A1 (en) Dll having a different training interval during a voltage change
HK1259523B (en) Hardware automatic performance state transitions in system on processor sleep and wake events
HK1259523A1 (en) Hardware automatic performance state transitions in system on processor sleep and wake events
HK1163274A (en) Hardware-based automatic performance state transitions on processor sleep and wake events
HK1172975A (en) Coordinating performance parameters in multiple circuits
HK1163274B (en) Hardware-based automatic performance state transitions on processor sleep and wake events

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20151001

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20151001

A871 Explanation of circumstances concerning accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A871

Effective date: 20151001

A975 Report on accelerated examination

Free format text: JAPANESE INTERMEDIATE CODE: A971005

Effective date: 20151027

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20151104

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160204

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20160329

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160624

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20160726

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20160825

R150 Certificate of patent or registration of utility model

Ref document number: 5997029

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250