JP5395336B2 - 薄膜トランジスタアレイ基板及びこれの製造方法 - Google Patents

薄膜トランジスタアレイ基板及びこれの製造方法 Download PDF

Info

Publication number
JP5395336B2
JP5395336B2 JP2007163971A JP2007163971A JP5395336B2 JP 5395336 B2 JP5395336 B2 JP 5395336B2 JP 2007163971 A JP2007163971 A JP 2007163971A JP 2007163971 A JP2007163971 A JP 2007163971A JP 5395336 B2 JP5395336 B2 JP 5395336B2
Authority
JP
Japan
Prior art keywords
protective film
gate
etching
line
region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2007163971A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008015510A5 (enExample
JP2008015510A (ja
Inventor
洪 基 秦
湘 甲 金
▲ぶん▼ 錫 呉
周 漢 金
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Display Co Ltd
Original Assignee
Samsung Display Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Display Co Ltd filed Critical Samsung Display Co Ltd
Publication of JP2008015510A publication Critical patent/JP2008015510A/ja
Publication of JP2008015510A5 publication Critical patent/JP2008015510A5/ja
Application granted granted Critical
Publication of JP5395336B2 publication Critical patent/JP5395336B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/1333—Constructional arrangements; Manufacturing methods
    • G02F1/1345—Conductors connecting electrodes to cell terminals
    • G02F1/13458—Terminal pads
    • G—PHYSICS
    • G02—OPTICS
    • G02F—OPTICAL DEVICES OR ARRANGEMENTS FOR THE CONTROL OF LIGHT BY MODIFICATION OF THE OPTICAL PROPERTIES OF THE MEDIA OF THE ELEMENTS INVOLVED THEREIN; NON-LINEAR OPTICS; FREQUENCY-CHANGING OF LIGHT; OPTICAL LOGIC ELEMENTS; OPTICAL ANALOGUE/DIGITAL CONVERTERS
    • G02F1/00—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics
    • G02F1/01—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour 
    • G02F1/13—Devices or arrangements for the control of the intensity, colour, phase, polarisation or direction of light arriving from an independent light source, e.g. switching, gating or modulating; Non-linear optics for the control of the intensity, phase, polarisation or colour  based on liquid crystals, e.g. single liquid crystal display cells
    • G02F1/133—Constructional arrangements; Operation of liquid crystal cells; Circuit arrangements
    • G02F1/136—Liquid crystal cells structurally associated with a semi-conducting layer or substrate, e.g. cells forming part of an integrated circuit
    • G02F1/1362—Active matrix addressed cells
    • G02F1/136227—Through-hole connection of the pixel electrode to the active element through an insulation layer
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/01—Manufacture or treatment
    • H10D86/021—Manufacture or treatment of multiple TFTs
    • H10D86/0231—Manufacture or treatment of multiple TFTs using masks, e.g. half-tone masks
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/451—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs characterised by the compositions or shapes of the interlayer dielectrics
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
    • H10D86/00—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates
    • H10D86/40—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs
    • H10D86/60—Integrated devices formed in or on insulating or conducting substrates, e.g. formed in silicon-on-insulator [SOI] substrates or on stainless steel or glass substrates characterised by multiple TFTs wherein the TFTs are in active matrices

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Mathematical Physics (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • General Physics & Mathematics (AREA)
  • Optics & Photonics (AREA)
  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Thin Film Transistor (AREA)
  • Liquid Crystal (AREA)
  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
JP2007163971A 2006-06-30 2007-06-21 薄膜トランジスタアレイ基板及びこれの製造方法 Active JP5395336B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
KR10-2006-0060246 2006-06-30
KR1020060060246A KR101201972B1 (ko) 2006-06-30 2006-06-30 박막 트랜지스터 어레이 기판 및 이의 제조 방법

Publications (3)

Publication Number Publication Date
JP2008015510A JP2008015510A (ja) 2008-01-24
JP2008015510A5 JP2008015510A5 (enExample) 2011-06-30
JP5395336B2 true JP5395336B2 (ja) 2014-01-22

Family

ID=38473917

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007163971A Active JP5395336B2 (ja) 2006-06-30 2007-06-21 薄膜トランジスタアレイ基板及びこれの製造方法

Country Status (6)

Country Link
US (1) US20080042133A1 (enExample)
EP (1) EP1873833A1 (enExample)
JP (1) JP5395336B2 (enExample)
KR (1) KR101201972B1 (enExample)
CN (1) CN101097928B (enExample)
TW (1) TW200827891A (enExample)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20070019457A (ko) * 2005-08-12 2007-02-15 삼성전자주식회사 박막 트랜지스터 표시판 및 이를 포함하는 액정표시장치
JP5380037B2 (ja) * 2007-10-23 2014-01-08 株式会社半導体エネルギー研究所 半導体装置の作製方法
KR101048927B1 (ko) * 2008-05-21 2011-07-12 엘지디스플레이 주식회사 액정표시장치 및 그 제조방법
KR20100069935A (ko) * 2008-12-17 2010-06-25 삼성전자주식회사 박막 트랜지스터 어레이 기판 및 이의 제조 방법
KR101569766B1 (ko) * 2009-01-29 2015-11-17 삼성디스플레이 주식회사 박막 트랜지스터 표시판 및 그 제조 방법
TW201037436A (en) * 2009-04-10 2010-10-16 Au Optronics Corp Pixel unit and fabricating method thereof
KR101648806B1 (ko) * 2009-07-20 2016-08-31 삼성디스플레이 주식회사 박막 트랜지스터 표시판 및 그 제조 방법
US20120133860A1 (en) * 2009-08-04 2012-05-31 Sharp Kabushiki Kaisha Active matrix substrate, liquid crystal display panel, liquid crystal display device, and method for manufacturing active matrix substrate
JPWO2011016286A1 (ja) * 2009-08-04 2013-01-10 シャープ株式会社 アクティブマトリックス基板、液晶表示パネル、液晶表示装置およびアクティブマトリックス基板の製造方法
KR20120028050A (ko) * 2010-09-14 2012-03-22 삼성전자주식회사 박막 트랜지스터 표시판의 제조 방법
CN102637634B (zh) * 2011-08-12 2014-02-26 北京京东方光电科技有限公司 一种阵列基板及其制作方法、显示装置
KR101980765B1 (ko) 2012-12-26 2019-08-28 엘지디스플레이 주식회사 에프에프에스 방식 액정표시장치용 어레이기판 및 그 제조방법
KR102232539B1 (ko) * 2013-11-13 2021-03-29 삼성디스플레이 주식회사 박막 트랜지스터, 이를 포함하는 표시 기판 및 박막 트랜지스터의 제조 방법
CN104241296B (zh) * 2014-08-21 2017-12-08 京东方科技集团股份有限公司 一种阵列基板及其制作方法和显示装置
KR102411154B1 (ko) 2015-07-09 2022-06-21 쑤저우 레킨 세미컨덕터 컴퍼니 리미티드 발광 소자
CN108573928B (zh) 2018-04-13 2020-12-29 Tcl华星光电技术有限公司 一种tft阵列基板的制备方法及tft阵列基板、显示面板
US12142615B2 (en) * 2021-04-23 2024-11-12 E Ink Holdings Inc. Electronic device
CN114023699B (zh) 2021-10-29 2022-09-27 北海惠科光电技术有限公司 阵列基板的制备方法及其阵列基板
TWI806796B (zh) * 2022-11-01 2023-06-21 友達光電股份有限公司 薄膜電晶體

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4575402A (en) * 1985-02-13 1986-03-11 Hewlett-Packard Company Method for fabricating conductors in integrated circuits
DE3685495D1 (de) * 1986-07-11 1992-07-02 Ibm Verfahren zur herstellung einer unteraetzten maskenkontur.
KR100223153B1 (ko) 1996-05-23 1999-10-15 구자홍 액티브 매트릭스 액정표시장치의 제조방법 및 액티브매트릭스액정표시장치
DE19717363C2 (de) * 1997-04-24 2001-09-06 Siemens Ag Herstellverfahren für eine Platinmetall-Struktur mittels eines Lift-off-Prozesses und Verwendung des Herstellverfahrens
KR100720095B1 (ko) * 2000-11-07 2007-05-18 삼성전자주식회사 박막 트랜지스터 어레이 기판 및 그 제조 방법
US6693297B2 (en) 2001-06-18 2004-02-17 International Business Machines Corporation Thin film transistor formed by an etching process with high anisotropy
KR100412619B1 (ko) * 2001-12-27 2003-12-31 엘지.필립스 엘시디 주식회사 액정표시장치용 어레이 기판의 제조 방법
WO2003075356A1 (en) * 2002-03-07 2003-09-12 Samsung Electronics Co., Ltd. Contact portion of semiconductor device, and method for manufacturing the same, thin film transistor array panel for display device including the contact portion, and method for manufacturing the same
US7317208B2 (en) * 2002-03-07 2008-01-08 Samsung Electronics Co., Ltd. Semiconductor device with contact structure and manufacturing method thereof
KR100904270B1 (ko) * 2002-12-31 2009-06-25 엘지디스플레이 주식회사 박막 트랜지스터 어레이 기판 및 그 제조 방법
TWI237395B (en) * 2004-02-27 2005-08-01 Au Optronics Corp Method of fabricating thin film transistor array substrate and stacked thin film structure
KR20060001165A (ko) * 2004-06-30 2006-01-06 엘지.필립스 엘시디 주식회사 수평 전계 인가형 박막 트랜지스터 기판 및 그 제조 방법
KR101112538B1 (ko) * 2004-07-27 2012-03-13 삼성전자주식회사 박막 트랜지스터 표시판 및 그 제조 방법
JP4846301B2 (ja) * 2004-08-30 2011-12-28 サムスン エレクトロニクス カンパニー リミテッド 薄膜トランジスタ基板の製造方法及びストリッピング組成物
KR101085136B1 (ko) * 2004-12-04 2011-11-18 엘지디스플레이 주식회사 수평 전계 박막 트랜지스터 기판 및 그 제조 방법
KR101085138B1 (ko) * 2004-12-24 2011-11-21 엘지디스플레이 주식회사 박막 트랜지스터 기판의 제조 방법
KR20070049740A (ko) * 2005-11-09 2007-05-14 엘지.필립스 엘시디 주식회사 액정표시장치용 어레이기판과 그 제조방법

Also Published As

Publication number Publication date
EP1873833A1 (en) 2008-01-02
KR101201972B1 (ko) 2012-11-15
TW200827891A (en) 2008-07-01
JP2008015510A (ja) 2008-01-24
KR20080001847A (ko) 2008-01-04
US20080042133A1 (en) 2008-02-21
CN101097928A (zh) 2008-01-02
CN101097928B (zh) 2012-10-10

Similar Documents

Publication Publication Date Title
JP5395336B2 (ja) 薄膜トランジスタアレイ基板及びこれの製造方法
US8236628B2 (en) Array substrate and manufacturing method
KR100867866B1 (ko) Ｔｆｔ-ｌｃｄ 어레이 기판 및 그 제조 방법
US8652886B2 (en) Thin film transistor array substrate for a display panel and a method for manufacturing a thin film transistor array substrate for a display panel
KR101790176B1 (ko) 어레이 기판의 제조방법
US8703510B2 (en) Array substrate and a manufacturing method thereof
KR20110113040A (ko) 어레이 기판
JP2005123610A (ja) 薄膜トランジスタアレイ基板の製造方法
KR20030016051A (ko) 액정 표시 장치용 박막 트랜지스터 기판 및 그 제조 방법
KR20100070082A (ko) 박막 트랜지스터 표시판 및 이의 제조 방법
KR100606449B1 (ko) 액정표시소자 제조방법
KR101300183B1 (ko) 박막 트랜지스터 기판 및 이의 제조 방법
JP2008098642A (ja) 薄膜トランジスタ基板の製造方法
TW201535688A (zh) 畫素結構與其製造方法
JP4441299B2 (ja) 表示装置の製造方法
KR20100069935A (ko) 박막 트랜지스터 어레이 기판 및 이의 제조 방법
KR19990075407A (ko) 박막 트랜지스터 기판의 제조 방법
JP4892830B2 (ja) 薄膜トランジスタの製造方法
KR101960743B1 (ko) 어레이 기판 및 이의 제조방법
JP2011205105A (ja) 薄膜トランジスタおよびその製造方法
US7651876B2 (en) Semiconductor structures and method for fabricating the same
KR100856544B1 (ko) 박막트랜지스터 어레이 제조방법
TWI754323B (zh) 元件陣列基板及其製作方法
KR100796746B1 (ko) 액정 표시 장치용 박막 트랜지스터 기판의 제조 방법
KR100796796B1 (ko) 저유전율 절연막을 사용하는 박막 트랜지스터 기판 및 그제조 방법

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100607

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20100607

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110506

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120703

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120927

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20121213

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130402

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20130701

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20131001

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20131018

R150 Certificate of patent or registration of utility model

Ref document number: 5395336

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250