JP5247626B2 - リードフレーム、樹脂パッケージ、半導体装置及び樹脂パッケージの製造方法 - Google Patents
リードフレーム、樹脂パッケージ、半導体装置及び樹脂パッケージの製造方法 Download PDFInfo
- Publication number
- JP5247626B2 JP5247626B2 JP2009190089A JP2009190089A JP5247626B2 JP 5247626 B2 JP5247626 B2 JP 5247626B2 JP 2009190089 A JP2009190089 A JP 2009190089A JP 2009190089 A JP2009190089 A JP 2009190089A JP 5247626 B2 JP5247626 B2 JP 5247626B2
- Authority
- JP
- Japan
- Prior art keywords
- resin
- lead
- lead frame
- pressure loss
- resin package
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49565—Side rails of the lead frame, e.g. with perforations, sprocket holes
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
- H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
- H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
- H01L21/565—Moulds
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
- H01L23/495—Lead-frames or other flat leads
- H01L23/49541—Geometry of the lead-frame
- H01L23/49548—Cross section geometry
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48245—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
- H01L2224/48247—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4912—Layout
- H01L2224/49175—Parallel arrangements
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
- H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
- H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/42—Wire connectors; Manufacturing methods related thereto
- H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01012—Magnesium [Mg]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01019—Potassium [K]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/0102—Calcium [Ca]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Microelectronics & Electronic Packaging (AREA)
- General Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- Computer Hardware Design (AREA)
- Power Engineering (AREA)
- Geometry (AREA)
- Manufacturing & Machinery (AREA)
- Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
- Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)
- Lead Frames For Integrated Circuits (AREA)
- Led Device Packages (AREA)
Description
(実施例1)
(実施例2)
Claims (7)
- 平面形状が多角形の樹脂パッケージの樹脂成形時に適用されるリードフレームであって、
外枠と、
前記外枠から内側に向かって延びた複数のボンディング用リードと、
前記外枠の内側に配置され、前記ボンディング用リードと離間したダイパッドと、
前記外枠と前記ダイパッドを連結する複数の接続用リードと、
前記外枠に設けられ樹脂成形時の余剰樹脂を溜めるための余剰樹脂蓄積部と、
前記外枠と前記ダイパッドとの間の空間と前記余剰樹脂蓄積部とを連通させる圧力損失部と、を備え、
前記圧力損失部は、前記多角形の樹脂パッケージの1つの角部に相当する位置から延びており、
樹脂成形時の前記圧力損失部内の樹脂流動方向に垂直な前記圧力損失部の開口面積の最小値をS1、樹脂成形時の前記余剰樹脂蓄積部内の樹脂流動方向に垂直な前記余剰樹脂蓄積部の開口面積の平均値をS2とすると、S1<S2を満たし、
前記外枠は厚みt1を有し、
前記圧力損失部は最小の深さt2を有し、
t2<t1を満たし、
複数の前記接続用リードのうち前記角部に近いものは、屈曲しており、
屈曲した前記接続用リードは、
この接続用リードに隣接する前記ボンディング用リードに平行な第1リード部と、
前記角部を通る前記多角形樹脂パッケージの対角線に沿った第2リード部と、が連続してなる、ことを特徴とするリードフレーム。 - 前記リードフレームの表面は黒化処理されていることを特徴とする請求項1に記載のリードフレーム。
- 請求項1又は2に記載のリードフレームを用意する工程と、
対向する2つの金型で挟まれた空間内に前記リードフレームを配置する工程と、
前記空間内に樹脂材料を注入する工程と、
を備えたことを特徴とする樹脂パッケージの製造方法。 - 前記樹脂材料が液晶ポリマーであることを特徴とする請求項3に記載の樹脂パッケージの製造方法。
- 前記樹脂材料の注入時の前記金型の温度T1(℃)、及び
前記樹脂材料の流動開始温度T2(℃)は、
以下の関係式:
T1(℃)≧T2(℃)−70(℃)、
を満たすことを特徴とする請求項3又は4に記載の樹脂パッケージの製造方法。 - 請求項1又は2に記載のリードフレームの前記ダイパッド及び前記ボンディング用リードの一部分の表面が空気に対して露出するよう、前記リードフレームを樹脂材料内に埋め込んでなる樹脂パッケージ。
- 請求項6に記載の樹脂パッケージと、
前記ダイパッドに固定された半導体素子と、
を備えたことを特徴とする半導体装置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2009190089A JP5247626B2 (ja) | 2008-08-22 | 2009-08-19 | リードフレーム、樹脂パッケージ、半導体装置及び樹脂パッケージの製造方法 |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2008214349 | 2008-08-22 | ||
JP2008214349 | 2008-08-22 | ||
JP2009190089A JP5247626B2 (ja) | 2008-08-22 | 2009-08-19 | リードフレーム、樹脂パッケージ、半導体装置及び樹脂パッケージの製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2010074152A JP2010074152A (ja) | 2010-04-02 |
JP5247626B2 true JP5247626B2 (ja) | 2013-07-24 |
Family
ID=41695582
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2009190089A Active JP5247626B2 (ja) | 2008-08-22 | 2009-08-19 | リードフレーム、樹脂パッケージ、半導体装置及び樹脂パッケージの製造方法 |
Country Status (5)
Country | Link |
---|---|
US (1) | US8410589B2 (ja) |
JP (1) | JP5247626B2 (ja) |
KR (1) | KR101591094B1 (ja) |
CN (1) | CN101656243B (ja) |
TW (1) | TWI479625B (ja) |
Families Citing this family (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4961398B2 (ja) * | 2008-06-30 | 2012-06-27 | 株式会社日立製作所 | 半導体装置 |
JP2012089563A (ja) * | 2010-10-15 | 2012-05-10 | Sanken Electric Co Ltd | 半導体モジュール |
WO2015179733A1 (en) * | 2014-05-23 | 2015-11-26 | Materion Corporation | Air cavity package |
WO2017181399A1 (en) * | 2016-04-22 | 2017-10-26 | Texas Instruments Incorporated | Improved lead frame system |
US10573581B2 (en) * | 2016-09-29 | 2020-02-25 | Texas Instruments Incorporated | Leadframe |
US10186478B2 (en) * | 2016-12-30 | 2019-01-22 | Texas Instruments Incorporated | Packaged semiconductor device with a particle roughened surface |
JP7021970B2 (ja) * | 2018-02-13 | 2022-02-17 | 株式会社三井ハイテック | リードフレーム、樹脂付きリードフレーム、樹脂付きリードフレームの製造方法および半導体装置の製造方法 |
JP6986539B2 (ja) * | 2019-11-25 | 2021-12-22 | Towa株式会社 | 樹脂成形済リードフレームの製造方法、樹脂成形品の製造方法、及びリードフレーム |
Family Cites Families (22)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05315512A (ja) | 1992-05-07 | 1993-11-26 | Nec Corp | 半導体装置用リードフレーム |
JP2985549B2 (ja) * | 1992-12-18 | 1999-12-06 | ジェイエスアール株式会社 | 半導体の封止方法 |
JPH0740389A (ja) | 1993-07-26 | 1995-02-10 | Mitsubishi Gas Chem Co Inc | 立体配線基板の成形法 |
JPH07111305A (ja) * | 1993-10-12 | 1995-04-25 | Fujitsu Miyagi Electron:Kk | 半導体装置の製造方法及びこれに使用する金属支持枠及びモールド金型 |
JP2787907B2 (ja) * | 1995-12-15 | 1998-08-20 | 日本電気株式会社 | 半導体装置用樹脂封止金型 |
JP2000058734A (ja) | 1998-08-05 | 2000-02-25 | Sony Corp | リードフレーム |
JP2000141411A (ja) | 1998-11-04 | 2000-05-23 | Sekisui Chem Co Ltd | 射出成形用金型 |
CN100370612C (zh) * | 1998-12-02 | 2008-02-20 | 株式会社日立制作所 | 半导体装置 |
KR100355796B1 (ko) * | 1999-10-15 | 2002-10-19 | 앰코 테크놀로지 코리아 주식회사 | 반도체패키지용 리드프레임 및 이를 봉지하기 위한 금형 구조 |
KR100355794B1 (ko) * | 1999-10-15 | 2002-10-19 | 앰코 테크놀로지 코리아 주식회사 | 리드프레임 및 이를 이용한 반도체패키지 |
US6911719B1 (en) * | 2000-02-22 | 2005-06-28 | Oki Electric Industry Co., Ltd. | Lead frame for resin sealed semiconductor device |
JP3751496B2 (ja) * | 2000-03-02 | 2006-03-01 | 松下電器産業株式会社 | リードフレーム及びそれを用いた樹脂封止型半導体装置の製造方法 |
US6979595B1 (en) * | 2000-08-24 | 2005-12-27 | Micron Technology, Inc. | Packaged microelectronic devices with pressure release elements and methods for manufacturing and using such packaged microelectronic devices |
TW508774B (en) * | 2000-09-15 | 2002-11-01 | Samsung Techwin Co Ltd | Lead frame, semiconductor package having the same, method of manufacturing semiconductor package, molding plates and molding machine for manufacturing semiconductor package |
JP3628971B2 (ja) * | 2001-02-15 | 2005-03-16 | 松下電器産業株式会社 | リードフレーム及びそれを用いた樹脂封止型半導体装置の製造方法 |
JP2003258184A (ja) * | 2002-02-27 | 2003-09-12 | Nec Kyushu Ltd | 半導体装置およびリードフレーム |
JP3883543B2 (ja) * | 2003-04-16 | 2007-02-21 | 新光電気工業株式会社 | 導体基材及び半導体装置 |
JP4421934B2 (ja) | 2004-04-30 | 2010-02-24 | 株式会社ルネサステクノロジ | 半導体装置の製造方法 |
US7125750B2 (en) * | 2004-11-22 | 2006-10-24 | Asm Assembly Materials Ltd. | Leadframe with enhanced encapsulation adhesion |
US7482683B2 (en) | 2006-05-12 | 2009-01-27 | Stats Chippac Ltd. | Integrated circuit encapsulation system with vent |
JP4800141B2 (ja) * | 2006-08-07 | 2011-10-26 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
JP2009032906A (ja) * | 2007-07-27 | 2009-02-12 | Seiko Instruments Inc | 半導体装置パッケージ |
-
2009
- 2009-08-19 JP JP2009190089A patent/JP5247626B2/ja active Active
- 2009-08-21 CN CN2009101673563A patent/CN101656243B/zh not_active Expired - Fee Related
- 2009-08-21 KR KR1020090077412A patent/KR101591094B1/ko active IP Right Grant
- 2009-08-21 TW TW098128207A patent/TWI479625B/zh not_active IP Right Cessation
- 2009-08-21 US US12/545,176 patent/US8410589B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
KR20100023766A (ko) | 2010-03-04 |
TWI479625B (zh) | 2015-04-01 |
JP2010074152A (ja) | 2010-04-02 |
US8410589B2 (en) | 2013-04-02 |
CN101656243B (zh) | 2013-06-12 |
US20100044844A1 (en) | 2010-02-25 |
KR101591094B1 (ko) | 2016-02-02 |
CN101656243A (zh) | 2010-02-24 |
TW201025536A (en) | 2010-07-01 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5247626B2 (ja) | リードフレーム、樹脂パッケージ、半導体装置及び樹脂パッケージの製造方法 | |
KR101890084B1 (ko) | 리드 프레임 및 반도체 장치 | |
JP4857791B2 (ja) | 半導体装置の製造方法 | |
JP2007207986A5 (ja) | ||
JP2017183620A (ja) | リードフレーム、パッケージ及び発光装置、並びにこれらの製造方法 | |
JP6021416B2 (ja) | 光半導体装置用リフレクタ付リードフレームおよびそれを用いた光半導体装置並びにその製造方法 | |
US9615493B2 (en) | Light emitting device, and method for manufacturing circuit board | |
JP6477328B2 (ja) | パッケージの製造方法及び発光装置の製造方法、並びにパッケージ及び発光装置 | |
JP2014116579A (ja) | 光半導体装置用リードフレーム、樹脂付き光半導体装置用リードフレーム、リードフレームの多面付け体、樹脂付きリードフレームの多面付け体、光半導体装置、光半導体装置の多面付け体 | |
JP6357684B2 (ja) | リードフレーム、光半導体装置用樹脂付きリードフレーム及びこれらの製造方法、並びに光半導体装置 | |
US20210135075A1 (en) | Package | |
CN208970480U (zh) | 易于清理的模具套件 | |
JP5884789B2 (ja) | リードフレーム、リードフレームの多面付け体、樹脂付きリードフレーム、樹脂付きリードフレームの多面付け体、光半導体装置、光半導体装置の多面付け体 | |
JP5941614B2 (ja) | 半導体装置およびその製造方法 | |
JP2017027991A (ja) | 樹脂付きリードフレーム、樹脂付きリードフレームの多面付け体、光半導体装置、光半導体装置の多面付け体、樹脂付きリードフレーム用金型 | |
JP2020004777A (ja) | パッケージ及び発光装置 | |
JP2012182180A (ja) | Led素子用リードフレーム基板および発光素子 | |
JP2015195389A (ja) | 半導体装置およびその製造方法 | |
JP6604193B2 (ja) | 発光装置、並びにパッケージ及びその製造方法 | |
JP6414405B2 (ja) | リードフレーム | |
JP6172253B2 (ja) | リードフレーム、リードフレームの多面付け体、樹脂付きリードフレーム、樹脂付きリードフレームの多面付け体、光半導体装置 | |
JP6111683B2 (ja) | 樹脂付きリードフレームの多面付け体、光半導体装置の多面付け体 | |
JP2017069590A (ja) | 半導体装置およびその製造方法 | |
JP2015201607A (ja) | リードフレーム、樹脂付リードフレームおよびその製造方法、ならびにledパッケージおよびその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20120703 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20121226 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130108 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130311 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20130402 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20130409 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5247626 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20160419 Year of fee payment: 3 |