JP5138459B2 - 配線基板の製造方法 - Google Patents

配線基板の製造方法 Download PDF

Info

Publication number
JP5138459B2
JP5138459B2 JP2008128057A JP2008128057A JP5138459B2 JP 5138459 B2 JP5138459 B2 JP 5138459B2 JP 2008128057 A JP2008128057 A JP 2008128057A JP 2008128057 A JP2008128057 A JP 2008128057A JP 5138459 B2 JP5138459 B2 JP 5138459B2
Authority
JP
Japan
Prior art keywords
layer
wiring
wiring layer
manufacturing
wiring board
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2008128057A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009277905A5 (https=
JP2009277905A (ja
Inventor
人資 近藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinko Electric Industries Co Ltd
Original Assignee
Shinko Electric Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinko Electric Industries Co Ltd filed Critical Shinko Electric Industries Co Ltd
Priority to JP2008128057A priority Critical patent/JP5138459B2/ja
Priority to US12/425,668 priority patent/US8052882B2/en
Publication of JP2009277905A publication Critical patent/JP2009277905A/ja
Publication of JP2009277905A5 publication Critical patent/JP2009277905A5/ja
Application granted granted Critical
Publication of JP5138459B2 publication Critical patent/JP5138459B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/10—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern
    • H05K3/108—Apparatus or processes for manufacturing printed circuits in which conductive material is applied to the insulating support in such a manner as to form the desired conductive pattern by semi-additive methods; masks therefor
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
    • H05K3/382—Improvement of the adhesion between the insulating substrate and the metal by special treatment of the metal
    • H05K3/385—Improvement of the adhesion between the insulating substrate and the metal by special treatment of the metal by conversion of the surface of the metal, e.g. by oxidation, whether or not followed by reaction or removal of the converted layer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/03—Metal processing
    • H05K2203/0315—Oxidising metal
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/03—Metal processing
    • H05K2203/0392—Pretreatment of metal, e.g. before finish plating, etching
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
    • H05K3/382—Improvement of the adhesion between the insulating substrate and the metal by special treatment of the metal
    • H05K3/383—Improvement of the adhesion between the insulating substrate and the metal by special treatment of the metal by microetching
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/46—Manufacturing multilayer circuits
    • H05K3/4644—Manufacturing multilayer circuits by building the multilayer layer by layer, i.e. build-up multilayer circuits

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Manufacturing Of Printed Wiring (AREA)
  • Production Of Multi-Layered Print Wiring Board (AREA)
JP2008128057A 2008-05-15 2008-05-15 配線基板の製造方法 Expired - Fee Related JP5138459B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2008128057A JP5138459B2 (ja) 2008-05-15 2008-05-15 配線基板の製造方法
US12/425,668 US8052882B2 (en) 2008-05-15 2009-04-17 Method of manufacturing wiring substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008128057A JP5138459B2 (ja) 2008-05-15 2008-05-15 配線基板の製造方法

Publications (3)

Publication Number Publication Date
JP2009277905A JP2009277905A (ja) 2009-11-26
JP2009277905A5 JP2009277905A5 (https=) 2011-03-10
JP5138459B2 true JP5138459B2 (ja) 2013-02-06

Family

ID=41315151

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008128057A Expired - Fee Related JP5138459B2 (ja) 2008-05-15 2008-05-15 配線基板の製造方法

Country Status (2)

Country Link
US (1) US8052882B2 (https=)
JP (1) JP5138459B2 (https=)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5138459B2 (ja) * 2008-05-15 2013-02-06 新光電気工業株式会社 配線基板の製造方法
EP2540801A4 (en) 2010-02-25 2013-05-08 Asahi Chemical Ind COPPER OXIDE MEDICAMENT AND METHOD OF PROCESSING THEREWITH
JP5725962B2 (ja) 2010-04-27 2015-05-27 京セラ株式会社 配線基板の製造方法及びその実装構造体の製造方法
CN103582304B (zh) * 2012-07-30 2016-08-03 富葵精密组件(深圳)有限公司 透明印刷电路板及其制作方法
KR101482429B1 (ko) 2013-08-12 2015-01-13 삼성전기주식회사 인쇄회로기판 및 그 제조방법
JP2015041729A (ja) * 2013-08-23 2015-03-02 イビデン株式会社 プリント配線板
JP6458429B2 (ja) * 2014-09-30 2019-01-30 大日本印刷株式会社 導電材充填貫通電極基板及びその製造方法
JPWO2016068153A1 (ja) * 2014-10-30 2017-08-10 住友金属鉱山株式会社 導電性基板の製造方法
CN104733504A (zh) * 2015-03-18 2015-06-24 京东方科技集团股份有限公司 Oled基板及制备方法、oled面板及显示装置
EP3076772A3 (en) * 2015-03-30 2016-10-19 HSIO Technologies, LLC Fusion bonded liquid crystal polymer electrical circuit structure
JP2016207893A (ja) * 2015-04-24 2016-12-08 イビデン株式会社 プリント配線板およびその製造方法
JP6563366B2 (ja) * 2016-06-13 2019-08-21 新光電気工業株式会社 配線基板及びその製造方法
JP7686385B2 (ja) * 2020-11-17 2025-06-02 新光電気工業株式会社 配線基板、半導体装置及び配線基板の製造方法
JP7569743B2 (ja) * 2021-04-19 2024-10-18 イビデン株式会社 配線基板
JP2022178307A (ja) * 2021-05-20 2022-12-02 イビデン株式会社 プリント配線板
CN113628979B (zh) * 2021-10-12 2021-12-31 常州欣盛半导体技术股份有限公司 载带金属线路的制作方法、载带
JP2023094987A (ja) * 2021-12-24 2023-07-06 日東電工株式会社 配線回路基板およびその製造方法
US12495489B2 (en) * 2022-03-29 2025-12-09 Ibiden Co., Ltd. Printed wiring board
TW202402110A (zh) * 2022-06-09 2024-01-01 日商揖斐電股份有限公司 配線基板

Family Cites Families (41)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0737113B2 (ja) 1989-03-13 1995-04-26 三菱電機株式会社 銅箔と樹脂との密着性向上方法
US5802714A (en) * 1994-07-19 1998-09-08 Hitachi, Ltd. Method of finishing a printed wiring board with a soft etching solution and a preserving treatment or a solder-leveling treatment
JP3400186B2 (ja) * 1995-05-01 2003-04-28 三井金属鉱業株式会社 多層プリント配線板およびその製造方法
KR20070086863A (ko) * 1998-09-03 2007-08-27 이비덴 가부시키가이샤 다층프린트배선판 및 그 제조방법
CN1199536C (zh) * 1999-10-26 2005-04-27 伊比登株式会社 多层印刷配线板及多层印刷配线板的制造方法
JP4478844B2 (ja) * 1999-12-27 2010-06-09 日立化成工業株式会社 プリント配線板の製造方法及びその方法によって製造されたプリント配線板
JP4717268B2 (ja) * 2001-01-12 2011-07-06 富士通株式会社 絶縁樹脂組成物及びそれから形成した絶縁層を含む多層回路基板
JP5191074B2 (ja) * 2001-07-10 2013-04-24 イビデン株式会社 多層プリント配線板
JP3752161B2 (ja) * 2001-06-13 2006-03-08 インターナショナル・ビジネス・マシーンズ・コーポレーション プリント配線基板の銅表面粗化方法ならびにプリント配線基板およびその製造方法
JP3928392B2 (ja) * 2001-09-13 2007-06-13 日立化成工業株式会社 プリント配線板の製造方法
US6696356B2 (en) * 2001-12-31 2004-02-24 Taiwan Semiconductor Manufacturing Co., Ltd. Method of making a bump on a substrate without ribbon residue
JP3956204B2 (ja) * 2002-06-27 2007-08-08 日本特殊陶業株式会社 積層樹脂配線基板及びその製造方法、積層樹脂配線基板用金属板
US20040040148A1 (en) * 2002-08-29 2004-03-04 Parlex Corporation Manufacture of flexible printed circuit boards
US6780751B2 (en) * 2002-10-09 2004-08-24 Freescale Semiconductor, Inc. Method for eliminating voiding in plated solder
JP2004304167A (ja) * 2003-03-20 2004-10-28 Advanced Lcd Technologies Development Center Co Ltd 配線、表示装置及び、これらの形成方法
JPWO2005074338A1 (ja) * 2004-01-29 2007-07-26 日本電気株式会社 回路基板
CN100485913C (zh) * 2004-02-24 2009-05-06 揖斐电株式会社 半导体搭载用基板
TW200615316A (en) * 2004-06-18 2006-05-16 Mec Co Ltd Resin surface treating agent and resin surface treatment
US7537668B2 (en) * 2004-07-21 2009-05-26 Samsung Electro-Mechanics Co., Ltd. Method of fabricating high density printed circuit board
JP4528062B2 (ja) * 2004-08-25 2010-08-18 富士通株式会社 半導体装置およびその製造方法
JP2006186321A (ja) * 2004-12-01 2006-07-13 Shinko Electric Ind Co Ltd 回路基板の製造方法及び電子部品実装構造体の製造方法
TWI257189B (en) * 2004-12-08 2006-06-21 Nan Ya Printed Circuit Board C Electrode plate of a flat panel direct methanol fuel cell and manufacturing method thereof
JP4776247B2 (ja) * 2005-02-09 2011-09-21 富士通株式会社 配線基板及びその製造方法
JP4452222B2 (ja) * 2005-09-07 2010-04-21 新光電気工業株式会社 多層配線基板及びその製造方法
JP4377867B2 (ja) * 2005-09-30 2009-12-02 日本ピラー工業株式会社 銅張積層板、プリント配線板及び多層プリント配線板並びにこれらの製造方法
KR100733253B1 (ko) * 2005-11-18 2007-06-27 삼성전기주식회사 고밀도 인쇄회로기판 및 그 제조방법
JP4428337B2 (ja) * 2005-12-02 2010-03-10 ソニー株式会社 半導体装置の製造方法
JPWO2007148666A1 (ja) * 2006-06-20 2009-11-19 日本化薬株式会社 プライマー樹脂層付銅箔及びそれを使用した積層板
US20080017407A1 (en) * 2006-07-24 2008-01-24 Ibiden Co., Ltd. Interposer and electronic device using the same
JP4977083B2 (ja) * 2007-04-26 2012-07-18 サムスンコーニング精密素材株式会社 ディスプレイ装置用光学部材およびこれを含んだディスプレイ装置用フィルタ
US8502398B2 (en) * 2007-10-05 2013-08-06 Shinko Electric Industries Co., Ltd. Wiring board, semiconductor apparatus and method of manufacturing them
EP2136610A4 (en) * 2008-01-25 2011-07-13 Ibiden Co Ltd MULTILAYER CONDUCTOR PLATE AND METHOD FOR THE PRODUCTION THEREOF
JP2009231790A (ja) * 2008-02-27 2009-10-08 Ajinomoto Co Inc 多層プリント配線板の製造方法
JP2009260216A (ja) * 2008-03-19 2009-11-05 Shinko Electric Ind Co Ltd 配線基板の製造方法
JP5055193B2 (ja) * 2008-04-24 2012-10-24 日東電工株式会社 光電気混載基板の製造方法
JP5138459B2 (ja) * 2008-05-15 2013-02-06 新光電気工業株式会社 配線基板の製造方法
JP5322531B2 (ja) * 2008-05-27 2013-10-23 新光電気工業株式会社 配線基板の製造方法
JP4971248B2 (ja) * 2008-05-27 2012-07-11 日東電工株式会社 光電気混載モジュールの製造方法
JP5203108B2 (ja) * 2008-09-12 2013-06-05 新光電気工業株式会社 配線基板及びその製造方法
JP5106348B2 (ja) * 2008-10-28 2012-12-26 日東電工株式会社 光電気混載モジュールの製造方法およびそれによって得られた光電気混載モジュール
JP4796615B2 (ja) * 2008-11-26 2011-10-19 日東電工株式会社 光電気混載基板およびその製造方法

Also Published As

Publication number Publication date
US20090283497A1 (en) 2009-11-19
US8052882B2 (en) 2011-11-08
JP2009277905A (ja) 2009-11-26

Similar Documents

Publication Publication Date Title
JP5138459B2 (ja) 配線基板の製造方法
JP5602584B2 (ja) 配線基板及びその製造方法
JP2006032947A (ja) 高密度基板の製造方法
CN105393346A (zh) 带贯通电极的配线基板、其制造方法以及半导体装置
US9786747B2 (en) Wiring substrate, manufacturing method of wiring substrate and electronic component device
US9137896B2 (en) Wiring substrate
JP6092555B2 (ja) 配線基板の製造方法
KR100688823B1 (ko) 고밀도 기판의 제조방법
JP2015041729A (ja) プリント配線板
JP2005039233A (ja) ビアホールを有する基板およびその製造方法
TWI911767B (zh) 封裝基板之製法
JP6098118B2 (ja) 多層プリント配線板およびその製造方法
KR20100111858A (ko) 인쇄회로기판 제조를 위한 범프 형성 방법
JP5062533B2 (ja) 配線基板の製造方法
JP3431532B2 (ja) 転写媒体の製造方法およびその転写媒体を用いた配線基板の製造方法
JP5419583B2 (ja) 配線基板の製造方法
JP2007123622A (ja) フレキシブル配線基板及びその製造方法
JP4453847B2 (ja) 高密度配線基板
JP4358059B2 (ja) 回路基板の製造方法
JP2007329325A (ja) 配線基板の製造方法
JP4415985B2 (ja) 金属転写板の製造方法
CN101287338A (zh) 线路基板的导电盲孔的制作方法
JP5050725B2 (ja) ビルドアッププリント配線基板の製造方法
JP2003133726A (ja) 配線基板の製造方法
JP2007324232A (ja) Ｂｇａ型多層配線板及びｂｇａ型半導体パッケージ

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110119

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20110119

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20120313

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120327

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120514

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120911

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20121010

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20121106

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20121114

R150 Certificate of patent or registration of utility model

Ref document number: 5138459

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20151122

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees