JP5064288B2 - 半導体装置の製造方法 - Google Patents

半導体装置の製造方法 Download PDF

Info

Publication number
JP5064288B2
JP5064288B2 JP2008105314A JP2008105314A JP5064288B2 JP 5064288 B2 JP5064288 B2 JP 5064288B2 JP 2008105314 A JP2008105314 A JP 2008105314A JP 2008105314 A JP2008105314 A JP 2008105314A JP 5064288 B2 JP5064288 B2 JP 5064288B2
Authority
JP
Japan
Prior art keywords
underfill resin
film
semiconductor chip
semiconductor device
chip
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
JP2008105314A
Other languages
English (en)
Japanese (ja)
Other versions
JP2009259924A (ja
JP2009259924A5 (enExample
Inventor
淳 大井
孝 栗原
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shinko Electric Industries Co Ltd
Original Assignee
Shinko Electric Industries Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shinko Electric Industries Co Ltd filed Critical Shinko Electric Industries Co Ltd
Priority to JP2008105314A priority Critical patent/JP5064288B2/ja
Priority to US12/418,637 priority patent/US8138018B2/en
Publication of JP2009259924A publication Critical patent/JP2009259924A/ja
Publication of JP2009259924A5 publication Critical patent/JP2009259924A5/ja
Application granted granted Critical
Publication of JP5064288B2 publication Critical patent/JP5064288B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the groups H01L21/18 - H01L21/326 or H10D48/04 - H10D48/07 e.g. sealing of a cap to a base of a container
    • H01L21/56Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/563Encapsulation of active face of flip-chip device, e.g. underfilling or underencapsulation of flip-chip, encapsulation preform on chip or mounting substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L24/27Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29109Indium [In] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/291Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/29101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/29111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/2919Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01005Boron [B]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0133Ternary Alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0134Quaternary Alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/14Integrated circuits
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/1579Material with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Wire Bonding (AREA)
  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)
JP2008105314A 2008-04-15 2008-04-15 半導体装置の製造方法 Active JP5064288B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2008105314A JP5064288B2 (ja) 2008-04-15 2008-04-15 半導体装置の製造方法
US12/418,637 US8138018B2 (en) 2008-04-15 2009-04-06 Manufacturing method of semiconductor device having underfill resin formed without void between semiconductor chip and wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008105314A JP5064288B2 (ja) 2008-04-15 2008-04-15 半導体装置の製造方法

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2012150328A Division JP2012186511A (ja) 2012-07-04 2012-07-04 半導体装置の製造方法

Publications (3)

Publication Number Publication Date
JP2009259924A JP2009259924A (ja) 2009-11-05
JP2009259924A5 JP2009259924A5 (enExample) 2011-05-12
JP5064288B2 true JP5064288B2 (ja) 2012-10-31

Family

ID=41164329

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008105314A Active JP5064288B2 (ja) 2008-04-15 2008-04-15 半導体装置の製造方法

Country Status (2)

Country Link
US (1) US8138018B2 (enExample)
JP (1) JP5064288B2 (enExample)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8403080B2 (en) 2004-04-28 2013-03-26 Baker Hughes Incorporated Earth-boring tools and components thereof including material having hard phase in a metallic binder, and metallic binder compositions for use in forming such tools and components
US8490674B2 (en) 2010-05-20 2013-07-23 Baker Hughes Incorporated Methods of forming at least a portion of earth-boring tools
US8905117B2 (en) 2010-05-20 2014-12-09 Baker Hughes Incoporated Methods of forming at least a portion of earth-boring tools, and articles formed by such methods
US8978734B2 (en) 2010-05-20 2015-03-17 Baker Hughes Incorporated Methods of forming at least a portion of earth-boring tools, and articles formed by such methods
US9428822B2 (en) 2004-04-28 2016-08-30 Baker Hughes Incorporated Earth-boring tools and components thereof including material having hard phase in a metallic binder, and metallic binder compositions for use in forming such tools and components

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8697492B2 (en) * 2010-11-02 2014-04-15 Tessera, Inc. No flow underfill
TWI430376B (zh) * 2011-02-25 2014-03-11 聯測科技股份有限公司 The Method of Fabrication of Semiconductor Packaging Structure
US8963340B2 (en) * 2011-09-13 2015-02-24 International Business Machines Corporation No flow underfill or wafer level underfill and solder columns
US9978656B2 (en) * 2011-11-22 2018-05-22 Taiwan Semiconductor Manufacturing Company, Ltd. Mechanisms for forming fine-pitch copper bump structures
US9646923B2 (en) * 2012-04-17 2017-05-09 Taiwan Semiconductor Manufacturing Company, Ltd. Semiconductor devices, methods of manufacture thereof, and packaged semiconductor devices
CN104221480B (zh) * 2012-04-19 2017-09-08 松下知识产权经营株式会社 电子零件安装方法及电子零件安装线
KR101543424B1 (ko) 2012-08-24 2015-08-10 가부시키가이샤 메이키 세이사쿠쇼 적층 방법 및 적층 시스템
US8889486B2 (en) * 2012-09-05 2014-11-18 Taiwan Semiconductor Manufacturing Company, Ltd. Methods and apparatus for package on package structures
KR20230057648A (ko) * 2021-10-22 2023-05-02 삼성전자주식회사 반도체 장치, 반도체 패키지, 및 반도체 패키지의 제조 방법

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06127518A (ja) * 1992-10-16 1994-05-10 Tomoegawa Paper Co Ltd 半導体装置の樹脂封止方法
US6260264B1 (en) * 1997-12-08 2001-07-17 3M Innovative Properties Company Methods for making z-axis electrical connections
JP2000286302A (ja) * 1999-03-31 2000-10-13 Towa Corp 半導体チップ組立方法及び組立装置
JP2001053112A (ja) * 1999-08-17 2001-02-23 Mitsubishi Electric Corp 回路基体の接続方法および複合回路基体
JP3905467B2 (ja) * 2000-03-23 2007-04-18 長瀬産業株式会社 半導体デバイス封止装置及び封止方法
JP4441090B2 (ja) * 2000-10-11 2010-03-31 三井化学株式会社 プリント配線基板に半導体チップを装着する方法
JP4206631B2 (ja) 2000-10-12 2009-01-14 住友ベークライト株式会社 熱硬化性液状封止樹脂組成物、半導体素子の組立方法及び半導体装置
JP3818124B2 (ja) * 2001-10-25 2006-09-06 凸版印刷株式会社 半導体集積回路装置およびその製造方法
JP3717899B2 (ja) * 2002-04-01 2005-11-16 Necエレクトロニクス株式会社 半導体装置及びその製造方法
JP2008274080A (ja) * 2007-04-27 2008-11-13 Shin Etsu Chem Co Ltd 液状エポキシ樹脂組成物及び半導体装置
JP2008300500A (ja) * 2007-05-30 2008-12-11 Panasonic Corp 半導体装置およびその製造方法
JP2009009994A (ja) * 2007-06-26 2009-01-15 Shinko Electric Ind Co Ltd 半導体装置およびその製造方法
JP5024117B2 (ja) * 2007-10-09 2012-09-12 日立化成工業株式会社 回路部材の実装方法

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8403080B2 (en) 2004-04-28 2013-03-26 Baker Hughes Incorporated Earth-boring tools and components thereof including material having hard phase in a metallic binder, and metallic binder compositions for use in forming such tools and components
US9428822B2 (en) 2004-04-28 2016-08-30 Baker Hughes Incorporated Earth-boring tools and components thereof including material having hard phase in a metallic binder, and metallic binder compositions for use in forming such tools and components
US8490674B2 (en) 2010-05-20 2013-07-23 Baker Hughes Incorporated Methods of forming at least a portion of earth-boring tools
US8905117B2 (en) 2010-05-20 2014-12-09 Baker Hughes Incoporated Methods of forming at least a portion of earth-boring tools, and articles formed by such methods
US8978734B2 (en) 2010-05-20 2015-03-17 Baker Hughes Incorporated Methods of forming at least a portion of earth-boring tools, and articles formed by such methods
US9790745B2 (en) 2010-05-20 2017-10-17 Baker Hughes Incorporated Earth-boring tools comprising eutectic or near-eutectic compositions

Also Published As

Publication number Publication date
US20090258460A1 (en) 2009-10-15
US8138018B2 (en) 2012-03-20
JP2009259924A (ja) 2009-11-05

Similar Documents

Publication Publication Date Title
JP5064288B2 (ja) 半導体装置の製造方法
JP5325736B2 (ja) 半導体装置及びその製造方法
CN101960578B (zh) 倒装芯片安装方法和倒装芯片安装装置及其所使用的工具保护膜
TWI427753B (zh) 封裝結構以及封裝製程
US8377745B2 (en) Method of forming a semiconductor device
TWI525755B (zh) 半導體裝置之製造方法及電子裝置之製造方法
WO2010070806A1 (ja) 半導体装置とフリップチップ実装方法およびフリップチップ実装装置
JP2005216936A (ja) 半導体装置およびその製造方法
JP2009182201A (ja) 半導体装置およびその製造方法
JP2002261190A (ja) 半導体装置、その製造方法及び電子機器
JP2009259924A5 (enExample)
TW201214584A (en) Flip-chip bonding method to reduce voids in underfill material
JP2003100943A (ja) 半導体素子の実装方法及びその半導体装置
KR102087683B1 (ko) 반도체 장치의 제조 방법
JP5180137B2 (ja) 半導体装置の製造方法
JP6467775B2 (ja) 部品内蔵基板の製造方法
JP4421118B2 (ja) 半導体装置製造方法
JP4577316B2 (ja) 半導体装置の製造方法
TW201515122A (zh) 半導體封裝件及其製法
JP2012186511A (ja) 半導体装置の製造方法
TWI416641B (zh) 製造一半導體結構之方法
JP4316623B2 (ja) 半導体装置の製造方法
JP2010153670A (ja) フリップチップ実装方法と半導体装置
JP5058144B2 (ja) 半導体素子の樹脂封止方法
JP2006173234A (ja) 半導体装置およびその製造方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110324

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20110324

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20120426

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120508

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120704

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20120731

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20120808

R150 Certificate of patent or registration of utility model

Ref document number: 5064288

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20150817

Year of fee payment: 3