JP5013708B2 - 半導体素子の製造方法 - Google Patents
半導体素子の製造方法 Download PDFInfo
- Publication number
- JP5013708B2 JP5013708B2 JP2005357288A JP2005357288A JP5013708B2 JP 5013708 B2 JP5013708 B2 JP 5013708B2 JP 2005357288 A JP2005357288 A JP 2005357288A JP 2005357288 A JP2005357288 A JP 2005357288A JP 5013708 B2 JP5013708 B2 JP 5013708B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor substrate
- etching
- manufacturing
- floating gate
- active region
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004065 semiconductor Substances 0.000 title claims description 49
- 238000004519 manufacturing process Methods 0.000 title claims description 15
- 238000000034 method Methods 0.000 claims description 44
- 239000000758 substrate Substances 0.000 claims description 35
- 238000005530 etching Methods 0.000 claims description 21
- 238000002955 isolation Methods 0.000 claims description 17
- 238000001312 dry etching Methods 0.000 claims description 12
- 230000003647 oxidation Effects 0.000 claims description 8
- 238000007254 oxidation reaction Methods 0.000 claims description 8
- 238000001039 wet etching Methods 0.000 claims description 8
- 238000000059 patterning Methods 0.000 claims description 5
- 150000004767 nitrides Chemical class 0.000 description 9
- 230000010354 integration Effects 0.000 description 4
- 238000004140 cleaning Methods 0.000 description 2
- 230000003247 decreasing effect Effects 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 230000002411 adverse Effects 0.000 description 1
- 230000000052 comparative effect Effects 0.000 description 1
- 230000007423 decrease Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
- H01L21/76232—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials of trenches having a shape other than rectangular or V-shape, e.g. rounded corners, oblique or rounded trench walls
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
- H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
- H01L21/3105—After-treatment
- H01L21/31051—Planarisation of the insulating layers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/30—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the memory core region
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/76—Making of isolation regions between components
- H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
- H01L21/76224—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823481—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type isolation region manufacturing related aspects, e.g. to avoid interaction of isolation region with adjacent structure
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Description
12及び22 パッド酸化膜
13及び23 パッド窒化膜
14及び24 絶縁膜
14a及び24a 素子分離膜
15及び25 トンネル酸化膜
16及び26 第1導電層
17及び27 誘電体膜
18及び28 第2導電層
Claims (5)
- 半導体基板上の所定の領域にトレンチを形成した後、絶縁膜を埋め込むことにより、アクティブ領域とフィールド領域を画定する素子分離膜を形成する段階と、
前記アクティブ領域の半導体基板を所定の深さにエッチングするが、表面が曲面となるようにエッチングする段階と、
前記曲面からなる半導体基板の上部にトンネル酸化膜および第1導電層を形成した後、パターニングしてフローティングゲートパターンを形成する段階と、
全体構造の上部に誘電体膜を形成した後、第2導電層を形成し、パターニングすることにより、フローティングゲートとコントロールゲートが積層されたスタックゲートを形成する段階と、を含み
前記エッチングする段階は、アクティブ領域の半導体基板を前記フローティングゲートの高さより深くエッチングして、前記フローティングゲートが前記素子分離膜によって孤立するように形成するものであることを特徴とする半導体素子の製造方法。 - 前記半導体基板のエッチング工程は、ウェットエッチングまたはドライエッチング工程を用いることを特徴とする請求項1に記載の半導体素子の製造方法。
- 前記ドライエッチング工程は、ブランケットエッチングを行うか、或いはハードマスクをフィールド領域の上部に形成した後行うことを特徴とする請求項2に記載の半導体素子の製造方法。
- 前記ドライエッチング工程は、Cl2、HBr、CF4、SF6、O2、Arガスを用いて行うことを特徴とする請求項2に記載の半導体素子の製造方法。
- 前記半導体基板をエッチングした後、前記半導体基板の表面のダメージを補償するための酸化工程を行い、前記酸化工程によって成長した酸化膜を除去するためのウェットエッチング工程を行う段階をさらに含むことを特徴とする請求項1に記載の半導体素子の製造方法。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1020050027702A KR100676598B1 (ko) | 2005-04-01 | 2005-04-01 | 반도체 소자의 제조 방법 |
KR10-2005-0027702 | 2005-04-01 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2006287185A JP2006287185A (ja) | 2006-10-19 |
JP5013708B2 true JP5013708B2 (ja) | 2012-08-29 |
Family
ID=37030638
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005357288A Expired - Fee Related JP5013708B2 (ja) | 2005-04-01 | 2005-12-12 | 半導体素子の製造方法 |
Country Status (4)
Country | Link |
---|---|
US (1) | US7595252B2 (ja) |
JP (1) | JP5013708B2 (ja) |
KR (1) | KR100676598B1 (ja) |
CN (1) | CN1841705A (ja) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR100937818B1 (ko) * | 2007-08-20 | 2010-01-20 | 주식회사 하이닉스반도체 | 플래시 메모리 소자 및 그의 제조 방법 |
US20110133266A1 (en) * | 2009-12-03 | 2011-06-09 | Sanh Tang | Flash Memory Having a Floating Gate in the Shape of a Curved Section |
CN102064088B (zh) * | 2010-10-11 | 2012-10-24 | 山东华光光电子有限公司 | 一种干法刻蚀与湿法腐蚀混合制备蓝宝石图形衬底的方法 |
CN105244278B (zh) * | 2014-07-08 | 2018-06-12 | 中芯国际集成电路制造(上海)有限公司 | Pmos晶体管的形成方法 |
CN113471138B (zh) * | 2021-07-05 | 2023-10-24 | 长鑫存储技术有限公司 | 半导体基底的制备方法及半导体器件 |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0878542A (ja) * | 1994-08-31 | 1996-03-22 | Toshiba Corp | 不揮発性半導体装置 |
JPH0888285A (ja) * | 1994-09-17 | 1996-04-02 | Toshiba Corp | 不揮発性半導体記憶装置及びその製造方法 |
JP3433016B2 (ja) | 1996-08-19 | 2003-08-04 | 三洋電機株式会社 | 不揮発性半導体記憶装置の製造方法 |
US5710076A (en) * | 1996-09-03 | 1998-01-20 | Industrial Technology Research Institute | Method for fabricating a sub-half micron MOSFET device with global planarization of insulator filled shallow trenches, via the use of a bottom anti-reflective coating |
TW468202B (en) * | 1999-06-17 | 2001-12-11 | Koninkl Philips Electronics Nv | Method of manufacturing electronic devices, and apparatus for carrying out such a method |
JP2001077217A (ja) * | 1999-09-07 | 2001-03-23 | Sanyo Electric Co Ltd | 不揮発性半導体記憶装置及びその製造方法 |
JP2002009178A (ja) * | 2000-06-21 | 2002-01-11 | Toshiba Corp | 半導体装置の製造方法 |
JP2002134634A (ja) | 2000-10-25 | 2002-05-10 | Nec Corp | 半導体装置及びその製造方法 |
US20020090797A1 (en) * | 2001-01-09 | 2002-07-11 | Hsin-Huei Chen | Method for protecting insulation corners of shallow trenches by oxidation of poly silicon |
KR100753401B1 (ko) * | 2001-06-15 | 2007-08-30 | 주식회사 하이닉스반도체 | 플래쉬 메모리 소자의 제조방법 |
KR100426483B1 (ko) | 2001-12-22 | 2004-04-14 | 주식회사 하이닉스반도체 | 플래쉬 메모리 셀의 제조 방법 |
KR100487532B1 (ko) * | 2002-07-29 | 2005-05-03 | 삼성전자주식회사 | 얕은 트렌치 소자분리구조를 가지는 플래시 메모리 소자및 그제조방법 |
DE10333549B3 (de) | 2003-07-23 | 2005-01-13 | Infineon Technologies Ag | Charge-Trapping-Speicherzelle |
US7250651B2 (en) * | 2004-08-19 | 2007-07-31 | Infineon Technologies Ag | Semiconductor memory device comprising memory cells with floating gate electrode and method of production |
KR100605499B1 (ko) * | 2004-11-02 | 2006-07-28 | 삼성전자주식회사 | 리세스된 게이트 전극을 갖는 모스 트랜지스터 및 그제조방법 |
-
2005
- 2005-04-01 KR KR1020050027702A patent/KR100676598B1/ko not_active IP Right Cessation
- 2005-12-05 US US11/295,359 patent/US7595252B2/en not_active Expired - Fee Related
- 2005-12-12 JP JP2005357288A patent/JP5013708B2/ja not_active Expired - Fee Related
- 2005-12-23 CN CNA2005101362388A patent/CN1841705A/zh active Pending
Also Published As
Publication number | Publication date |
---|---|
KR20060105226A (ko) | 2006-10-11 |
CN1841705A (zh) | 2006-10-04 |
US20060223277A1 (en) | 2006-10-05 |
KR100676598B1 (ko) | 2007-01-30 |
US7595252B2 (en) | 2009-09-29 |
JP2006287185A (ja) | 2006-10-19 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7384846B2 (en) | Method of fabricating semiconductor device | |
JP4371361B2 (ja) | フラッシュメモリ素子のフローティングゲート形成方法 | |
JP2009152585A (ja) | 垂直チャネルトランジスタを備える半導体素子の製造方法 | |
JP5013708B2 (ja) | 半導体素子の製造方法 | |
US7413960B2 (en) | Method of forming floating gate electrode in flash memory device | |
JP2007081367A (ja) | フラッシュメモリ素子の製造方法 | |
JP2008098614A (ja) | 半導体素子の製造方法 | |
JP2008010817A (ja) | ナンドフラッシュメモリ素子の製造方法 | |
JP2007110072A (ja) | NAND型フラッシュメモリ素子の製造方法{MethodofmanufacturingaNANDtypeflashmemorydevice} | |
EP3340310A1 (en) | Capacitor, image sensor circuit and fabrication methods thereof | |
KR100875079B1 (ko) | 플래시 메모리 소자의 제조 방법 | |
JP2008084975A (ja) | 半導体装置、およびその製造方法 | |
JP2008118100A (ja) | フラッシュメモリ素子の製造方法 | |
JP2008042171A (ja) | フラッシュメモリ素子とその製造方法 | |
JP2010272703A (ja) | 不揮発性メモリの構造および製造プロセス | |
KR100877112B1 (ko) | 플래시 메모리소자의 제조방법 | |
JP2009117799A (ja) | 半導体メモリ素子の素子分離膜形成方法 | |
JP2005183916A (ja) | フラッシュ素子の製造方法 | |
KR20070113861A (ko) | 플래쉬 메모리 소자의 소자분리막 제조 방법 | |
KR100700283B1 (ko) | 반도체소자의 소자분리용 트랜치 형성방법 | |
KR20050075631A (ko) | 자기정렬 방식으로 플로팅 게이트를 형성하는 플래쉬메모리 소자의 제조 방법 | |
KR100652288B1 (ko) | 반도체 소자의 소자 분리막 제조 방법 | |
JP2006108423A (ja) | 素子分離構造部の製造方法 | |
US20090130841A1 (en) | Method for forming contact in semiconductor device | |
KR20060134320A (ko) | 반도체소자의 트랜치 소자분리막 및 그 제조방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20081023 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120124 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20120126 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120423 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120522 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120605 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150615 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
LAPS | Cancellation because of no payment of annual fees |