JP4928825B2 - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法 Download PDFInfo
- Publication number
- JP4928825B2 JP4928825B2 JP2006131208A JP2006131208A JP4928825B2 JP 4928825 B2 JP4928825 B2 JP 4928825B2 JP 2006131208 A JP2006131208 A JP 2006131208A JP 2006131208 A JP2006131208 A JP 2006131208A JP 4928825 B2 JP4928825 B2 JP 4928825B2
- Authority
- JP
- Japan
- Prior art keywords
- gate
- region
- film
- electrode material
- insulating film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 239000004065 semiconductor Substances 0.000 title claims description 143
- 238000004519 manufacturing process Methods 0.000 title claims description 34
- 239000007772 electrode material Substances 0.000 claims description 66
- 239000000758 substrate Substances 0.000 claims description 48
- 238000000034 method Methods 0.000 claims description 43
- 239000012535 impurity Substances 0.000 claims description 41
- 125000006850 spacer group Chemical group 0.000 claims description 37
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 34
- 229910052710 silicon Inorganic materials 0.000 claims description 34
- 239000010703 silicon Substances 0.000 claims description 34
- 238000003860 storage Methods 0.000 claims description 31
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 claims description 30
- 229910052814 silicon oxide Inorganic materials 0.000 claims description 30
- 238000005468 ion implantation Methods 0.000 claims description 15
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 14
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 14
- 238000005530 etching Methods 0.000 claims description 11
- 229910021332 silicide Inorganic materials 0.000 claims description 11
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 claims description 11
- 229910052751 metal Inorganic materials 0.000 claims description 8
- 239000002184 metal Substances 0.000 claims description 8
- 238000002513 implantation Methods 0.000 claims description 4
- 238000000059 patterning Methods 0.000 claims 4
- 239000000463 material Substances 0.000 claims 1
- 230000015556 catabolic process Effects 0.000 description 52
- 239000010410 layer Substances 0.000 description 44
- 230000002093 peripheral effect Effects 0.000 description 18
- 239000003990 capacitor Substances 0.000 description 15
- OAICVXFJPJFONN-UHFFFAOYSA-N Phosphorus Chemical compound [P] OAICVXFJPJFONN-UHFFFAOYSA-N 0.000 description 11
- 238000005229 chemical vapour deposition Methods 0.000 description 11
- 229910052698 phosphorus Inorganic materials 0.000 description 11
- 239000011574 phosphorus Substances 0.000 description 11
- 229910052785 arsenic Inorganic materials 0.000 description 10
- RQNWIZPPADIBDY-UHFFFAOYSA-N arsenic atom Chemical compound [As] RQNWIZPPADIBDY-UHFFFAOYSA-N 0.000 description 10
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 10
- 125000001475 halogen functional group Chemical group 0.000 description 7
- 229920002120 photoresistant polymer Polymers 0.000 description 7
- 238000007254 oxidation reaction Methods 0.000 description 6
- 230000003647 oxidation Effects 0.000 description 5
- 238000000206 photolithography Methods 0.000 description 5
- 230000015572 biosynthetic process Effects 0.000 description 4
- 238000009792 diffusion process Methods 0.000 description 4
- 230000005684 electric field Effects 0.000 description 4
- 230000006870 function Effects 0.000 description 4
- 239000002784 hot electron Substances 0.000 description 4
- MWUXSHHQAYIFBG-UHFFFAOYSA-N Nitric oxide Chemical compound O=[N] MWUXSHHQAYIFBG-UHFFFAOYSA-N 0.000 description 3
- 230000000694 effects Effects 0.000 description 3
- 238000002347 injection Methods 0.000 description 3
- 239000007924 injection Substances 0.000 description 3
- 150000004767 nitrides Chemical class 0.000 description 3
- 230000000149 penetrating effect Effects 0.000 description 3
- IJGRMHOSHXDMSA-UHFFFAOYSA-N Atomic nitrogen Chemical compound N#N IJGRMHOSHXDMSA-UHFFFAOYSA-N 0.000 description 2
- ZOXJGFHDIHLPTG-UHFFFAOYSA-N Boron Chemical compound [B] ZOXJGFHDIHLPTG-UHFFFAOYSA-N 0.000 description 2
- KRHYYFGTRYWZRS-UHFFFAOYSA-N Fluorane Chemical compound F KRHYYFGTRYWZRS-UHFFFAOYSA-N 0.000 description 2
- 102100030385 Granzyme B Human genes 0.000 description 2
- 101001009603 Homo sapiens Granzyme B Proteins 0.000 description 2
- 101001047515 Homo sapiens Lethal(2) giant larvae protein homolog 1 Proteins 0.000 description 2
- 102100022956 Lethal(2) giant larvae protein homolog 1 Human genes 0.000 description 2
- NBIIXXVUZAFLBC-UHFFFAOYSA-N Phosphoric acid Chemical compound OP(O)(O)=O NBIIXXVUZAFLBC-UHFFFAOYSA-N 0.000 description 2
- 238000000231 atomic layer deposition Methods 0.000 description 2
- 229910052796 boron Inorganic materials 0.000 description 2
- 239000010941 cobalt Substances 0.000 description 2
- 229910017052 cobalt Inorganic materials 0.000 description 2
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 description 2
- 201000001130 congenital generalized lipodystrophy type 1 Diseases 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 230000007547 defect Effects 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 238000001312 dry etching Methods 0.000 description 2
- 150000002500 ions Chemical class 0.000 description 2
- 230000007257 malfunction Effects 0.000 description 2
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 2
- 230000002040 relaxant effect Effects 0.000 description 2
- 239000002356 single layer Substances 0.000 description 2
- 229910000838 Al alloy Inorganic materials 0.000 description 1
- 229910015900 BF3 Inorganic materials 0.000 description 1
- UFHFLCQGNIYNRP-UHFFFAOYSA-N Hydrogen Chemical compound [H][H] UFHFLCQGNIYNRP-UHFFFAOYSA-N 0.000 description 1
- -1 Metal Oxide Nitride Chemical class 0.000 description 1
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical compound [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 description 1
- 229910000147 aluminium phosphate Inorganic materials 0.000 description 1
- 238000013459 approach Methods 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- WTEOIRVLGSZEPR-UHFFFAOYSA-N boron trifluoride Chemical compound FB(F)F WTEOIRVLGSZEPR-UHFFFAOYSA-N 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 230000006866 deterioration Effects 0.000 description 1
- OKZIUSOJQLYFSE-UHFFFAOYSA-N difluoroboron Chemical compound F[B]F OKZIUSOJQLYFSE-UHFFFAOYSA-N 0.000 description 1
- 239000001257 hydrogen Substances 0.000 description 1
- 229910052739 hydrogen Inorganic materials 0.000 description 1
- 238000011065 in-situ storage Methods 0.000 description 1
- 238000009413 insulation Methods 0.000 description 1
- 239000011229 interlayer Substances 0.000 description 1
- 238000002955 isolation Methods 0.000 description 1
- 239000012528 membrane Substances 0.000 description 1
- 229910044991 metal oxide Inorganic materials 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000005121 nitriding Methods 0.000 description 1
- 229910052757 nitrogen Inorganic materials 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 230000003252 repetitive effect Effects 0.000 description 1
- 239000010936 titanium Substances 0.000 description 1
- 229910052719 titanium Inorganic materials 0.000 description 1
- 229910021341 titanium silicide Inorganic materials 0.000 description 1
- WFKWXMTUELFFGS-UHFFFAOYSA-N tungsten Chemical compound [W] WFKWXMTUELFFGS-UHFFFAOYSA-N 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- 239000010937 tungsten Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/10—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration
- H01L27/105—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a repetitive configuration including field-effect components
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/6653—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using the removal of at least part of spacer, e.g. disposable spacer
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B41/00—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates
- H10B41/40—Electrically erasable-and-programmable ROM [EEPROM] devices comprising floating gates characterised by the peripheral circuit region
- H10B41/42—Simultaneous manufacture of periphery and memory cells
- H10B41/49—Simultaneous manufacture of periphery and memory cells comprising different types of peripheral transistor
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B43/00—EEPROM devices comprising charge-trapping gate insulators
- H10B43/30—EEPROM devices comprising charge-trapping gate insulators characterised by the memory core region
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10B—ELECTRONIC MEMORY DEVICES
- H10B69/00—Erasable-and-programmable ROM [EPROM] devices not provided for in groups H10B41/00 - H10B63/00, e.g. ultraviolet erasable-and-programmable ROM [UVEPROM] devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823462—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/06—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration
- H01L27/0611—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region
- H01L27/0617—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type
- H01L27/0629—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including a plurality of individual components in a non-repetitive configuration integrated circuits having a two-dimensional layout of components without a common active region comprising components of the field-effect type in combination with diodes, or resistors, or capacitors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
- H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
- H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
- H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
- H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
- H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
- H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
- H01L27/0922—Combination of complementary transistors having a different structure, e.g. stacked CMOS, high-voltage and low-voltage CMOS
Landscapes
- Engineering & Computer Science (AREA)
- Power Engineering (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Manufacturing & Machinery (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Computer Hardware Design (AREA)
- Ceramic Engineering (AREA)
- Non-Volatile Memory (AREA)
- Semiconductor Memories (AREA)
Description
2 p型ウエル
4 n型埋込み層
6、7 ゲート絶縁膜
8 コントロールゲート
8A 電極材料膜
8B 電極材料膜
9 メモリゲート
9A 電極材料膜
10d n+型半導体領域(ドレイン領域)
10s n+型半導体領域(ソース領域)
11d、11s n−型半導体領域(エクステンション領域)
12 サイドウォールスペーサ
14、15 ゲート電極
16 電荷蓄積層
17 n−型半導体領域
20 窒化シリコン膜
21 酸化シリコン膜
22 コンタクトホール
23 プラグ
24 n−型半導体領域
26、27 n+型半導体領域
41 キャップ絶縁膜
42 p型半導体領域
C MIS容量
C1、C2 コントロールトランジスタ
CGL0、CGL1 コントロールゲート線
DL データ線
M1、M2 メモリトランジスタ
MC、MC0、MC1、MC2 メモリセル
MGL0、MGL1 メモリゲート線
Q1、Q10 低耐圧MISFET
Q2、Q20 高耐圧MISFET
Q3 MISFET
SL ソース線
Claims (4)
- 半導体基板の第1領域の主面上に第1ゲート絶縁膜を介して形成された第1ゲートを有する第1MISFETと、
前記半導体基板の第2領域の主面上に前記第1ゲート絶縁膜より厚い第2ゲート絶縁膜を介して形成された前記第1ゲートより高い第2ゲートを有する第2MISFETと、
前記半導体基板の第3領域の主面上に第3ゲート絶縁膜を介して形成されたコントロールゲートと、一部が前記コントロールゲートの一方の側壁に形成されると共に、他部が前記半導体基板の主面上に形成された電荷蓄積層と、前記電荷蓄積層の前記一部を介して前記コントロールゲートと電気的に分離されると共に、前記電荷蓄積層の前記他部を介して前記半導体基板と電気的に分離され、前記コントロールゲートとスプリットゲートを構成するメモリゲートとを有するメモリセルと、
を備えた半導体装置の製造方法であって、
(a)前記半導体基板の主面に前記第2ゲート絶縁膜を形成した後、前記第1領域および前記第3領域の前記第2ゲート絶縁膜を除去する工程、
(b)前記第1領域および前記第3領域の前記半導体基板の主面上に前記第1および前記第3ゲート絶縁膜を同時に形成すると共に、前記第2領域の前記第2ゲート絶縁膜の膜厚を厚くする工程、
(c)前記第1、第2および第3ゲート絶縁膜上に第1電極材料膜を形成し、前記第1電極材料膜上にキャップ絶縁膜を形成した後、前記第2領域および前記第3領域の前記キャップ絶縁膜を除去し、前記第1電極材料膜上に第2電極材料膜を形成する工程、
(d)前記第1領域の前記第1電極材料膜を前記キャップ絶縁膜で保護し、前記第2領域の前記第2電極材料膜および前記第1電極材料膜をパターニングすることによって前記第1電極材料膜および第2電極材料膜からなる前記第2ゲートを形成すると共に、前記第3領域の前記第2および前記第1電極材料膜をパターニングすることによって前記第1電極材料膜および第2電極材料膜からなるコントロールゲートを形成する工程、
(e)前記第1領域の前記キャップ絶縁膜を除去した後、前記第1領域の前記第1電極材料膜をパターニングすることによって前記第1電極材料膜からなる前記第1ゲートを形成する工程、
(f)前記コントロールゲートをマスクに前記第3領域の前記第3ゲート絶縁膜をパターニングすることによって、前記コントロールゲートの下部に前記第3ゲート絶縁膜を残す工程、
(g)前記半導体基板の主面と、前記コントロールゲートの側壁および上面とを覆うように前記電荷蓄積層を形成し、前記電荷蓄積層の上部に第3電極材料膜を形成した後、前記第3電極材料膜を異方性エッチングすることによって、前記コントロールゲートの一方の側壁に前記第3電極材料膜からなり前記コントロールゲートと前記スプリットゲートを構成するメモリゲートを形成し、さらに前記メモリゲートと接していない前記電荷蓄積層を除去する工程、
(h)前記スプリットゲートをマスクにして、前記半導体基板の主面に不純物をイオン注入することによって前記スプリットゲートの近傍に第1半導体領域を形成する工程、
(i)前記半導体基板の主面と、前記スプリットゲートの側壁および上面を覆うように絶縁膜を形成した後、前記絶縁膜をエッチバックすることによって、前記スプリットゲートの側壁に前記絶縁膜からなるサイドウォールを形成する工程、
(j)前記スプリットゲートおよびその前記サイドウォールをマスクにして、前記半導体基板の主面に不純物をイオン注入することによって、前記スプリットゲートの近傍に前記第1半導体領域より不純物濃度が高い第2半導体領域を形成する工程、
を含み、
前記工程(g)の異方性エッチングによって、前記メモリゲートのゲート長に対する前記メモリゲートの高さの比を1よりも大きくすることを特徴とする半導体装置の製造方法。 - 請求項1記載の半導体装置の製造方法において、
前記半導体基板がシリコン基板からなり、更に、
(k)前記シリコン基板の主面と、前記スプリットゲートの側壁および上面を覆うように酸化シリコン膜を形成した後、前記酸化シリコン膜をエッチバックすることによって、前記スプリットゲートの側壁に前記サイドウォールを介して前記酸化シリコン膜からなるスペーサを形成する工程、
(l)前記シリコン基板の主面と、前記スプリットゲートの側壁および上面を覆うように金属膜を形成し、前記金属膜と前記第2半導体領域との接触部をシリサイド化することによって、一端が前記スペーサの近傍に配置されたシリサイド層を形成する工程、
(m)前記工程(l)の後、未反応の前記金属膜を除去する工程、
を含むことを特徴とする半導体装置の製造方法。 - 請求項1記載の半導体装置の製造方法において、
前記電荷蓄積層は、第1酸化シリコン膜と、前記第1酸化シリコン膜上に形成される窒化シリコン膜と、前記窒化シリコン膜上に形成される第2酸化シリコン膜で構成されることを特徴とする半導体装置の製造方法。 - 請求項1記載の半導体装置の製造方法において、
前記工程(j)におけるイオン注入は、前記工程(h)におけるイオン注入よりも不純物のドーズ量が多く、かつ、注入エネルギーが高いことを特徴とする半導体装置の製造方法。
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006131208A JP4928825B2 (ja) | 2006-05-10 | 2006-05-10 | 半導体装置の製造方法 |
US11/727,591 US7557005B2 (en) | 2006-05-10 | 2007-03-27 | Semiconductor device and a method of manufacturing the same |
CNA2007101022239A CN101071815A (zh) | 2006-05-10 | 2007-04-27 | 半导体器件及其制造方法 |
US12/490,147 US7863670B2 (en) | 2006-05-10 | 2009-06-23 | Semiconductor device and a method of manufacturing the same |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2006131208A JP4928825B2 (ja) | 2006-05-10 | 2006-05-10 | 半導体装置の製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2007305711A JP2007305711A (ja) | 2007-11-22 |
JP4928825B2 true JP4928825B2 (ja) | 2012-05-09 |
Family
ID=38684324
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2006131208A Expired - Fee Related JP4928825B2 (ja) | 2006-05-10 | 2006-05-10 | 半導体装置の製造方法 |
Country Status (3)
Country | Link |
---|---|
US (2) | US7557005B2 (ja) |
JP (1) | JP4928825B2 (ja) |
CN (1) | CN101071815A (ja) |
Families Citing this family (45)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4471815B2 (ja) * | 2004-11-05 | 2010-06-02 | 日本テキサス・インスツルメンツ株式会社 | 半導体装置およびその製造方法 |
JP5086558B2 (ja) * | 2006-04-04 | 2012-11-28 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
JP2008066386A (ja) * | 2006-09-05 | 2008-03-21 | Renesas Technology Corp | 不揮発性半導体記憶装置の製造方法 |
US20100019351A1 (en) * | 2008-07-28 | 2010-01-28 | Albert Ratnakumar | Varactors with enhanced tuning ranges |
US8735983B2 (en) * | 2008-11-26 | 2014-05-27 | Altera Corporation | Integrated circuit transistors with multipart gate conductors |
US20100127331A1 (en) * | 2008-11-26 | 2010-05-27 | Albert Ratnakumar | Asymmetric metal-oxide-semiconductor transistors |
US8450199B2 (en) * | 2008-12-22 | 2013-05-28 | Micron Technology, Inc. | Integrating diverse transistors on the same wafer |
WO2010082328A1 (ja) | 2009-01-15 | 2010-07-22 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
JP2010183022A (ja) * | 2009-02-09 | 2010-08-19 | Renesas Electronics Corp | 半導体装置およびその製造方法 |
JP2011044503A (ja) | 2009-08-19 | 2011-03-03 | Sharp Corp | 半導体装置の製造方法、及び、半導体装置 |
US8647946B2 (en) | 2009-11-19 | 2014-02-11 | Globalfoundries Singapore Pte. Ltd. | Control gate |
US8638594B1 (en) | 2009-12-02 | 2014-01-28 | Altera Corporation | Integrated circuits with asymmetric transistors |
US8482963B1 (en) | 2009-12-02 | 2013-07-09 | Altera Corporation | Integrated circuits with asymmetric and stacked transistors |
US9496268B2 (en) | 2009-12-02 | 2016-11-15 | Altera Corporation | Integrated circuits with asymmetric and stacked transistors |
US8138797B1 (en) | 2010-05-28 | 2012-03-20 | Altera Corporation | Integrated circuits with asymmetric pass transistors |
US8530950B1 (en) | 2012-05-31 | 2013-09-10 | Freescale Semiconductor, Inc. | Methods and structures for split gate memory |
JP2014103204A (ja) | 2012-11-19 | 2014-06-05 | Renesas Electronics Corp | 半導体装置の製造方法および半導体装置 |
US8993407B2 (en) * | 2012-11-21 | 2015-03-31 | Globalfoundries Singapore Pte. Ltd. | Compact localized RRAM cell structure realized by spacer technology |
US8822289B2 (en) | 2012-12-14 | 2014-09-02 | Spansion Llc | High voltage gate formation |
US8836006B2 (en) | 2012-12-14 | 2014-09-16 | Spansion Llc | Integrated circuits with non-volatile memory and methods for manufacture |
US9368606B2 (en) | 2012-12-14 | 2016-06-14 | Cypress Semiconductor Corporation | Memory first process flow and device |
US9966477B2 (en) | 2012-12-14 | 2018-05-08 | Cypress Semiconductor Corporation | Charge trapping split gate device and method of fabricating same |
US9209197B2 (en) | 2012-12-14 | 2015-12-08 | Cypress Semiconductor Corporation | Memory gate landing pad made from dummy features |
US20140167220A1 (en) | 2012-12-14 | 2014-06-19 | Spansion Llc | Three dimensional capacitor |
US20140167142A1 (en) | 2012-12-14 | 2014-06-19 | Spansion Llc | Use Disposable Gate Cap to Form Transistors, and Split Gate Charge Trapping Memory Cells |
US8816438B2 (en) | 2012-12-14 | 2014-08-26 | Spansion Llc | Process charging protection for split gate charge trapping flash |
US20140167141A1 (en) | 2012-12-14 | 2014-06-19 | Spansion Llc | Charge Trapping Split Gate Embedded Flash Memory and Associated Methods |
US10014380B2 (en) | 2012-12-14 | 2018-07-03 | Cypress Semiconductor Corporation | Memory first process flow and device |
JP5989538B2 (ja) * | 2012-12-25 | 2016-09-07 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
US20140210012A1 (en) | 2013-01-31 | 2014-07-31 | Spansion Llc | Manufacturing of FET Devices Having Lightly Doped Drain and Source Regions |
KR102008738B1 (ko) * | 2013-03-15 | 2019-08-08 | 삼성전자주식회사 | 반도체 장치 및 그 제조 방법 |
US8975928B1 (en) | 2013-04-26 | 2015-03-10 | Altera Corporation | Input-output buffer circuitry with increased drive strength |
US9590058B2 (en) | 2013-06-28 | 2017-03-07 | Nxp Usa, Inc. | Methods and structures for a split gate memory cell structure |
JP2015115390A (ja) * | 2013-12-10 | 2015-06-22 | シナプティクス・ディスプレイ・デバイス合同会社 | 半導体集積回路装置 |
US9368644B2 (en) * | 2013-12-20 | 2016-06-14 | Cypress Semiconductor Corporation | Gate formation memory by planarization |
CN105097702B (zh) * | 2014-04-25 | 2018-02-09 | 中芯国际集成电路制造(上海)有限公司 | 闪存制造方法 |
JP2016039329A (ja) * | 2014-08-08 | 2016-03-22 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
KR20160067618A (ko) * | 2014-12-04 | 2016-06-14 | 삼성전자주식회사 | 트랜지스터들을 포함하는 반도체 소자 |
US9343468B1 (en) * | 2015-03-26 | 2016-05-17 | Texas Instruments Incorporated | Feed-forward bidirectional implanted split-gate flash memory cell |
JP6501588B2 (ja) * | 2015-03-30 | 2019-04-17 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
CN104952734B (zh) * | 2015-07-16 | 2020-01-24 | 矽力杰半导体技术(杭州)有限公司 | 半导体结构及其制造方法 |
JP2017041614A (ja) * | 2015-08-21 | 2017-02-23 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
JP2019091799A (ja) * | 2017-11-14 | 2019-06-13 | ルネサスエレクトロニクス株式会社 | 半導体装置およびその製造方法 |
CN109950246A (zh) * | 2017-12-21 | 2019-06-28 | 中芯国际集成电路制造(上海)有限公司 | 一种半导体器件的制造方法 |
FR3078792B1 (fr) * | 2018-03-07 | 2020-03-27 | Stmicroelectronics (Rousset) Sas | Circuit integre muni de leurres contre l'ingenierie inverse et procede de fabrication correspondant |
Family Cites Families (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5969383A (en) * | 1997-06-16 | 1999-10-19 | Motorola, Inc. | Split-gate memory device and method for accessing the same |
JP4245692B2 (ja) * | 1998-08-11 | 2009-03-25 | シャープ株式会社 | デュアルゲートcmos型半導体装置およびその製造方法 |
JP4859290B2 (ja) * | 2001-06-21 | 2012-01-25 | 富士通セミコンダクター株式会社 | 半導体集積回路装置の製造方法 |
JP2003218232A (ja) * | 2002-01-25 | 2003-07-31 | Matsushita Electric Ind Co Ltd | 半導体装置及びその製造方法 |
JP4647175B2 (ja) * | 2002-04-18 | 2011-03-09 | ルネサスエレクトロニクス株式会社 | 半導体集積回路装置 |
JP2004165317A (ja) * | 2002-11-12 | 2004-06-10 | Renesas Technology Corp | 半導体装置およびその製造方法 |
US20040129986A1 (en) * | 2002-11-28 | 2004-07-08 | Renesas Technology Corp. | Nonvolatile semiconductor memory device and manufacturing method thereof |
JP4866609B2 (ja) * | 2003-10-23 | 2012-02-01 | 富士通セミコンダクター株式会社 | 半導体装置の製造方法 |
JP5007017B2 (ja) | 2004-06-30 | 2012-08-22 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
KR100684899B1 (ko) * | 2005-05-18 | 2007-02-20 | 삼성전자주식회사 | 비휘발성 기억 장치 |
JP4659527B2 (ja) * | 2005-06-20 | 2011-03-30 | ルネサスエレクトロニクス株式会社 | 半導体装置の製造方法 |
JP4789250B2 (ja) * | 2006-03-23 | 2011-10-12 | ルネサスエレクトロニクス株式会社 | 不揮発性半導体記憶装置の製造方法 |
-
2006
- 2006-05-10 JP JP2006131208A patent/JP4928825B2/ja not_active Expired - Fee Related
-
2007
- 2007-03-27 US US11/727,591 patent/US7557005B2/en active Active
- 2007-04-27 CN CNA2007101022239A patent/CN101071815A/zh active Pending
-
2009
- 2009-06-23 US US12/490,147 patent/US7863670B2/en active Active
Also Published As
Publication number | Publication date |
---|---|
US7557005B2 (en) | 2009-07-07 |
US20070262382A1 (en) | 2007-11-15 |
US7863670B2 (en) | 2011-01-04 |
US20090256193A1 (en) | 2009-10-15 |
JP2007305711A (ja) | 2007-11-22 |
CN101071815A (zh) | 2007-11-14 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4928825B2 (ja) | 半導体装置の製造方法 | |
JP4850174B2 (ja) | 半導体装置及びその製造方法 | |
JP4429036B2 (ja) | 半導体装置の製造方法 | |
US9780232B2 (en) | Memory semiconductor device with peripheral circuit multi-layer conductive film gate electrode and method of manufacture | |
JP5550286B2 (ja) | 半導体装置の製造方法 | |
JP5007017B2 (ja) | 半導体装置の製造方法 | |
JP4477886B2 (ja) | 半導体装置の製造方法 | |
US9159843B2 (en) | Semiconductor device and method of manufacturing the same | |
US9905429B2 (en) | Semiconductor device and a manufacturing method thereof | |
JP2008244009A (ja) | 半導体装置およびその製造方法 | |
JP2012114269A (ja) | 半導体装置および半導体装置の製造方法 | |
JP2008041832A (ja) | 半導体装置およびその製造方法 | |
JP5538828B2 (ja) | 半導体装置およびその製造方法 | |
JP6407609B2 (ja) | 半導体装置の製造方法 | |
TWI644396B (zh) | 半導體裝置及其製造方法 | |
US20160064402A1 (en) | Method for manufacturing semiconductor device | |
US20160172201A1 (en) | Manufacturing method of semiconductor device | |
KR100757326B1 (ko) | 비휘발성 메모리 장치, 그 제조 방법 및 동작 방법 | |
JP2007165361A (ja) | 半導体集積回路装置およびその製造方法 | |
JP5937172B2 (ja) | 半導体装置および半導体装置の製造方法 | |
JP5091546B2 (ja) | 半導体装置の製造方法 | |
JP2011210777A (ja) | 半導体装置およびその製造方法 | |
JP2012099530A (ja) | 半導体装置およびその製造方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20090417 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A712 Effective date: 20100528 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20110929 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20111101 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20111226 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120117 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120213 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150217 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 4928825 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
LAPS | Cancellation because of no payment of annual fees |