JP4748877B2 - 記憶装置 - Google Patents

記憶装置 Download PDF

Info

Publication number
JP4748877B2
JP4748877B2 JP2001148893A JP2001148893A JP4748877B2 JP 4748877 B2 JP4748877 B2 JP 4748877B2 JP 2001148893 A JP2001148893 A JP 2001148893A JP 2001148893 A JP2001148893 A JP 2001148893A JP 4748877 B2 JP4748877 B2 JP 4748877B2
Authority
JP
Japan
Prior art keywords
write
bit line
transistors
word line
line
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP2001148893A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002093176A5 (enrdf_load_stackoverflow
JP2002093176A (ja
Inventor
辰也 國清
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Renesas Electronics Corp
Original Assignee
Renesas Electronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Renesas Electronics Corp filed Critical Renesas Electronics Corp
Priority to JP2001148893A priority Critical patent/JP4748877B2/ja
Priority to KR10-2001-0040791A priority patent/KR100452902B1/ko
Priority to TW90116721A priority patent/TW523742B/zh
Priority to DE2001133281 priority patent/DE10133281A1/de
Priority to CNB011224827A priority patent/CN1162914C/zh
Priority to US09/900,969 priority patent/US6538954B2/en
Publication of JP2002093176A publication Critical patent/JP2002093176A/ja
Publication of JP2002093176A5 publication Critical patent/JP2002093176A5/ja
Application granted granted Critical
Publication of JP4748877B2 publication Critical patent/JP4748877B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/413—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing, timing or power reduction

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Static Random-Access Memory (AREA)
JP2001148893A 2000-07-10 2001-05-18 記憶装置 Expired - Lifetime JP4748877B2 (ja)

Priority Applications (6)

Application Number Priority Date Filing Date Title
JP2001148893A JP4748877B2 (ja) 2000-07-10 2001-05-18 記憶装置
TW90116721A TW523742B (en) 2000-07-10 2001-07-09 Memory device
DE2001133281 DE10133281A1 (de) 2000-07-10 2001-07-09 Speichervorrichtung
KR10-2001-0040791A KR100452902B1 (ko) 2000-07-10 2001-07-09 기억 장치
CNB011224827A CN1162914C (zh) 2000-07-10 2001-07-10 多端口静态随机存取存储器
US09/900,969 US6538954B2 (en) 2000-07-10 2001-07-10 Multi-port static random access memory equipped with a write control line

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP2000207848 2000-07-10
JP2000-207848 2000-07-10
JP2000207848 2000-07-10
JP2001148893A JP4748877B2 (ja) 2000-07-10 2001-05-18 記憶装置

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2011096158A Division JP2011165313A (ja) 2000-07-10 2011-04-22 記憶装置

Publications (3)

Publication Number Publication Date
JP2002093176A JP2002093176A (ja) 2002-03-29
JP2002093176A5 JP2002093176A5 (enrdf_load_stackoverflow) 2008-05-29
JP4748877B2 true JP4748877B2 (ja) 2011-08-17

Family

ID=26595666

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001148893A Expired - Lifetime JP4748877B2 (ja) 2000-07-10 2001-05-18 記憶装置

Country Status (4)

Country Link
JP (1) JP4748877B2 (enrdf_load_stackoverflow)
CN (1) CN1162914C (enrdf_load_stackoverflow)
DE (1) DE10133281A1 (enrdf_load_stackoverflow)
TW (1) TW523742B (enrdf_load_stackoverflow)

Families Citing this family (27)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102004041331B4 (de) * 2004-08-26 2007-05-10 Infineon Technologies Ag Codesender, insbesondere zur Verwendung in einem Speichercontroller
JP2006236443A (ja) * 2005-02-23 2006-09-07 Seiko Epson Corp 強誘電体メモリ装置
JP2007172813A (ja) * 2005-11-25 2007-07-05 Semiconductor Energy Lab Co Ltd 半導体記憶装置及び半導体記憶装置の動作方法
JP4877094B2 (ja) * 2007-06-22 2012-02-15 日本テキサス・インスツルメンツ株式会社 半導体装置、半導体メモリ装置及び半導体メモリセル
JP5282430B2 (ja) * 2008-03-27 2013-09-04 富士通株式会社 半導体記憶装置
KR100953055B1 (ko) * 2008-05-20 2010-04-15 주식회사 하이닉스반도체 불휘발성 메모리 소자의 동작 방법
US7859919B2 (en) * 2008-08-27 2010-12-28 Freescale Semiconductor, Inc. Memory device and method thereof
US8111542B2 (en) * 2008-11-19 2012-02-07 Taiwan Semiconductor Manufacturing Co., Ltd. 8T low leakage SRAM cell
TWI410971B (zh) * 2009-12-01 2013-10-01 Faraday Tech Corp 靜態隨機存取記憶體
US8456945B2 (en) 2010-04-23 2013-06-04 Advanced Micro Devices, Inc. 10T SRAM for graphics processing
US8779488B2 (en) 2011-04-15 2014-07-15 Semiconductor Energy Laboratory Co., Ltd. Semiconductor memory device
GB2508221B (en) 2012-11-26 2015-02-25 Surecore Ltd Low-Power SRAM Cells
GB2510828B (en) * 2013-02-13 2015-06-03 Surecore Ltd Single wordline low-power SRAM cells
US10943648B1 (en) 2016-12-06 2021-03-09 Gsi Technology, Inc. Ultra low VDD memory cell with ratioless write port
US10891076B1 (en) 2016-12-06 2021-01-12 Gsi Technology, Inc. Results processing circuits and methods associated with computational memory cells
US10847213B1 (en) 2016-12-06 2020-11-24 Gsi Technology, Inc. Write data processing circuits and methods associated with computational memory cells
US10854284B1 (en) 2016-12-06 2020-12-01 Gsi Technology, Inc. Computational memory cell and processing array device with ratioless write port
US10998040B2 (en) 2016-12-06 2021-05-04 Gsi Technology, Inc. Computational memory cell and processing array device using the memory cells for XOR and XNOR computations
US10770133B1 (en) 2016-12-06 2020-09-08 Gsi Technology, Inc. Read and write data processing circuits and methods associated with computational memory cells that provides write inhibits and read bit line pre-charge inhibits
US10860318B2 (en) 2016-12-06 2020-12-08 Gsi Technology, Inc. Computational memory cell and processing array device using memory cells
US10860320B1 (en) 2016-12-06 2020-12-08 Gsi Technology, Inc. Orthogonal data transposition system and method during data transfers to/from a processing array
US10777262B1 (en) 2016-12-06 2020-09-15 Gsi Technology, Inc. Read data processing circuits and methods associated memory cells
US10847212B1 (en) 2016-12-06 2020-11-24 Gsi Technology, Inc. Read and write data processing circuits and methods associated with computational memory cells using two read multiplexers
US11227653B1 (en) 2016-12-06 2022-01-18 Gsi Technology, Inc. Storage array circuits and methods for computational memory cells
US10930341B1 (en) 2019-06-18 2021-02-23 Gsi Technology, Inc. Processing array device that performs one cycle full adder operation and bit line read/write logic features
US10877731B1 (en) 2019-06-18 2020-12-29 Gsi Technology, Inc. Processing array device that performs one cycle full adder operation and bit line read/write logic features
US10958272B2 (en) 2019-06-18 2021-03-23 Gsi Technology, Inc. Computational memory cell and processing array device using complementary exclusive or memory cells

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS563838Y2 (enrdf_load_stackoverflow) * 1974-09-19 1981-01-28
JPS5464433A (en) * 1977-10-31 1979-05-24 Nec Corp Memory cell
JPS608553A (ja) * 1983-06-27 1985-01-17 Isuzu Motors Ltd 自動クラツチの制御方法
JPH0734311B2 (ja) * 1986-01-21 1995-04-12 株式会社東芝 メモリセル
JP2743526B2 (ja) * 1989-10-23 1998-04-22 日本電気株式会社 レジスタ回路
JPH04298887A (ja) * 1991-03-26 1992-10-22 Nippon Telegr & Teleph Corp <Ntt> メモリ回路
JPH04372793A (ja) * 1991-06-21 1992-12-25 Nippon Telegr & Teleph Corp <Ntt> メモリ回路
JPH10340584A (ja) * 1997-06-09 1998-12-22 Nec Corp 半導体記憶装置
JPH117775A (ja) * 1997-06-17 1999-01-12 Sony Corp 半導体記憶装置
JP3104671B2 (ja) * 1998-03-09 2000-10-30 株式会社日立製作所 半導体記憶装置

Also Published As

Publication number Publication date
DE10133281A1 (de) 2002-01-31
CN1341941A (zh) 2002-03-27
JP2002093176A (ja) 2002-03-29
TW523742B (en) 2003-03-11
CN1162914C (zh) 2004-08-18

Similar Documents

Publication Publication Date Title
JP4748877B2 (ja) 記憶装置
US10242733B2 (en) Semiconductor memory device that can stably perform writing and reading without increasing current consumption even with a low power supply voltage
JP2011165313A (ja) 記憶装置
US6538954B2 (en) Multi-port static random access memory equipped with a write control line
US8654569B2 (en) 10T SRAM cell with near dual port functionality
US7948787B2 (en) Semiconductor memory device
US20180158511A1 (en) Semiconductor memory device
JP5054919B2 (ja) 半導体集積回路装置
US7586780B2 (en) Semiconductor memory device
US7286390B2 (en) Memory cell and semiconductor integrated circuit device
JPH0795395B2 (ja) 半導体集積回路
US7692974B2 (en) Memory cell, memory device, device and method of accessing a memory cell
US4780847A (en) Semiconductor memory
KR100452902B1 (ko) 기억 장치
JP2001057079A (ja) 半導体記憶装置
JPH0689582A (ja) 半導体集積回路
JPH10162579A (ja) ビット線プリチャージ方法、半導体メモリ回路およびプリチャージ回路

Legal Events

Date Code Title Description
A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20031008

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080410

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080410

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20080410

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20100524

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20101221

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20110308

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110422

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20110517

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20110517

R150 Certificate of patent or registration of utility model

Ref document number: 4748877

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140527

Year of fee payment: 3

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110422

S531 Written request for registration of change of domicile

Free format text: JAPANESE INTERMEDIATE CODE: R313531

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

EXPY Cancellation because of completion of term