JP4629826B2 - 半導体集積回路装置 - Google Patents
半導体集積回路装置 Download PDFInfo
- Publication number
- JP4629826B2 JP4629826B2 JP2000044014A JP2000044014A JP4629826B2 JP 4629826 B2 JP4629826 B2 JP 4629826B2 JP 2000044014 A JP2000044014 A JP 2000044014A JP 2000044014 A JP2000044014 A JP 2000044014A JP 4629826 B2 JP4629826 B2 JP 4629826B2
- Authority
- JP
- Japan
- Prior art keywords
- cell
- esd protection
- wiring
- semiconductor integrated
- protection circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D89/00—Aspects of integrated devices not covered by groups H10D84/00 - H10D88/00
- H10D89/60—Integrated devices comprising arrangements for electrical or thermal protection, e.g. protection circuits against electrostatic discharge [ESD]
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000044014A JP4629826B2 (ja) | 2000-02-22 | 2000-02-22 | 半導体集積回路装置 |
| US09/781,233 US6560759B2 (en) | 2000-02-22 | 2001-02-13 | Semiconductor integrated circuit device, design method for the same and computer-readable recording where medium I/O cell library is recorded |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000044014A JP4629826B2 (ja) | 2000-02-22 | 2000-02-22 | 半導体集積回路装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2001237317A JP2001237317A (ja) | 2001-08-31 |
| JP2001237317A5 JP2001237317A5 (enExample) | 2007-04-05 |
| JP4629826B2 true JP4629826B2 (ja) | 2011-02-09 |
Family
ID=18566845
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2000044014A Expired - Fee Related JP4629826B2 (ja) | 2000-02-22 | 2000-02-22 | 半導体集積回路装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US6560759B2 (enExample) |
| JP (1) | JP4629826B2 (enExample) |
Families Citing this family (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2003031710A (ja) * | 2001-07-12 | 2003-01-31 | Mitsumi Electric Co Ltd | モノリシックicパッケージ |
| US7332817B2 (en) * | 2004-07-20 | 2008-02-19 | Intel Corporation | Die and die-package interface metallization and bump design and arrangement |
| US7291930B2 (en) * | 2005-02-23 | 2007-11-06 | Faraday Technology Corp. | Input and output circuit of an integrated circuit chip |
| JP5000130B2 (ja) * | 2005-12-16 | 2012-08-15 | ローム株式会社 | 半導体チップ |
| US20070187808A1 (en) * | 2006-02-16 | 2007-08-16 | Easic Corporation | Customizable power and ground pins |
| US8247845B2 (en) * | 2008-01-28 | 2012-08-21 | Infineon Technologies Ag | Electrostatic discharge (ESD) protection circuit placement in semiconductor devices |
| US7838959B2 (en) * | 2008-01-29 | 2010-11-23 | Infineon Technologies Ag | Radio frequency (RF) circuit placement in semiconductor devices |
| US20100148218A1 (en) * | 2008-12-10 | 2010-06-17 | Panasonic Corporation | Semiconductor integrated circuit device and method for designing the same |
| US9818857B2 (en) | 2009-08-04 | 2017-11-14 | Gan Systems Inc. | Fault tolerant design for large area nitride semiconductor devices |
| US9029866B2 (en) | 2009-08-04 | 2015-05-12 | Gan Systems Inc. | Gallium nitride power devices using island topography |
| AU2010281317A1 (en) | 2009-08-04 | 2012-02-23 | Gan Systems Inc. | Island matrixed gallium nitride microwave and power switching transistors |
| JP2011171680A (ja) | 2010-02-22 | 2011-09-01 | Panasonic Corp | 半導体集積回路装置 |
| EP2559064A4 (en) * | 2010-04-13 | 2018-07-18 | GaN Systems Inc. | High density gallium nitride devices using island topology |
| JP6215645B2 (ja) * | 2012-11-28 | 2017-10-18 | ルネサスエレクトロニクス株式会社 | 半導体集積回路 |
| JP6401842B2 (ja) * | 2012-11-28 | 2018-10-10 | ルネサスエレクトロニクス株式会社 | 半導体集積回路 |
| US11764571B2 (en) * | 2020-10-15 | 2023-09-19 | Micron Technology, Inc. | ESD placement in semiconductor device |
| CN114141765B (zh) * | 2021-11-30 | 2025-02-11 | 中国电子科技集团公司第十三研究所 | 集成电路布线方法、装置及终端设备 |
Family Cites Families (14)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2742052B2 (ja) * | 1987-06-12 | 1998-04-22 | 日本電信電話株式会社 | 相補型misマスタスライス論理集積回路 |
| JPH01123433A (ja) * | 1987-11-07 | 1989-05-16 | Mitsubishi Electric Corp | バス信号配線構造ゲートアレイ |
| US4988636A (en) * | 1990-01-29 | 1991-01-29 | International Business Machines Corporation | Method of making bit stack compatible input/output circuits |
| JP3111533B2 (ja) * | 1991-09-20 | 2000-11-27 | 富士通株式会社 | 半導体集積回路 |
| JPH05218204A (ja) | 1992-02-05 | 1993-08-27 | Fujitsu Ltd | 半導体集積回路 |
| US5535084A (en) * | 1992-07-24 | 1996-07-09 | Kawasaki Steel Corporation | Semiconductor integrated circuit having protection circuits |
| JP2830783B2 (ja) | 1995-07-18 | 1998-12-02 | 日本電気株式会社 | 半導体装置 |
| US5760428A (en) * | 1996-01-25 | 1998-06-02 | Lsi Logic Corporation | Variable width low profile gate array input/output architecture |
| US6169329B1 (en) * | 1996-04-02 | 2001-01-02 | Micron Technology, Inc. | Semiconductor devices having interconnections using standardized bonding locations and methods of designing |
| US6397376B1 (en) * | 1998-05-13 | 2002-05-28 | Seiko Epson Corporation | Method and apparatus for determining wiring route in circuit board and information storage medium |
| JP3610259B2 (ja) * | 1998-05-13 | 2005-01-12 | セイコーエプソン株式会社 | 回路基板の配線経路決定方法、装置及び情報記憶媒体 |
| JP2000012697A (ja) * | 1998-06-23 | 2000-01-14 | Mitsubishi Electric Corp | 半導体チップ構造およびその設計方法 |
| US6104588A (en) * | 1998-07-31 | 2000-08-15 | National Semiconductor Corporation | Low noise electrostatic discharge protection circuit for mixed signal CMOS integrated circuits |
| US6140682A (en) * | 1999-07-09 | 2000-10-31 | Macronix International Co., Ltd. | Self protected stacked NMOS with non-silicided region to protect mixed-voltage I/O pad from ESD damage |
-
2000
- 2000-02-22 JP JP2000044014A patent/JP4629826B2/ja not_active Expired - Fee Related
-
2001
- 2001-02-13 US US09/781,233 patent/US6560759B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| US6560759B2 (en) | 2003-05-06 |
| JP2001237317A (ja) | 2001-08-31 |
| US20010015447A1 (en) | 2001-08-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4629826B2 (ja) | 半導体集積回路装置 | |
| US7872283B2 (en) | Semiconductor integrated circuit and multi-chip module | |
| US8873209B2 (en) | Integrated circuit and method of providing electrostatic discharge protection within such an integrated circuit | |
| JP4342833B2 (ja) | 容量セルと半導体装置及びその製造方法 | |
| JP3433731B2 (ja) | I/oセル配置方法及び半導体装置 | |
| JP5685457B2 (ja) | 半導体集積回路装置 | |
| JP2002118172A (ja) | 基本セル、集積回路レイアウトセクション、集積回路レイアウト、集積回路デバイスおよび集積回路の信号線を設計する方法 | |
| JP5340047B2 (ja) | 半導体集積回路装置 | |
| JP5216287B2 (ja) | 半導体装置 | |
| CN101179071B (zh) | 半导体集成电路及多芯片模块 | |
| JP2004047516A (ja) | 半導体集積回路装置及び半導体集積回路装置のレイアウト方法 | |
| US6184711B1 (en) | Low impact signal buffering in integrated circuits | |
| JP2004228164A (ja) | 半導体集積回路及びその製造方法 | |
| JP3834282B2 (ja) | メモリマクロおよび半導体集積回路 | |
| JP2005259914A (ja) | 半導体回路装置及びマルチ・チップ・パッケージ | |
| US8076164B1 (en) | On-die bond wires system and method for enhancing routability of a redistribution layer | |
| US20050104184A1 (en) | Semiconductor chip package and method | |
| JP2002170930A (ja) | 半導体装置、その製造方法および記憶媒体 | |
| JP4099502B2 (ja) | 半導体チップのi/oアレイ構造 | |
| JP2014150272A (ja) | 集積回路においてi/oクラスタを形成するための方法及び装置 | |
| US20240145389A1 (en) | Semiconductor chip | |
| Sharma et al. | Intra Die Super Power Pads Bonding for IR Voltage Drop Reduction in Automotive SoCs | |
| JP3660194B2 (ja) | 集積回路設計方法および集積回路設計装置 | |
| US7968917B2 (en) | Semiconductor memory device | |
| JP2007096216A (ja) | 半導体集積回路装置 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070221 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20070221 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20080926 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100803 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20100921 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20101019 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20101112 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131119 Year of fee payment: 3 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| LAPS | Cancellation because of no payment of annual fees |