JP4603030B2 - 半導体装置 - Google Patents

半導体装置 Download PDF

Info

Publication number
JP4603030B2
JP4603030B2 JP2007293520A JP2007293520A JP4603030B2 JP 4603030 B2 JP4603030 B2 JP 4603030B2 JP 2007293520 A JP2007293520 A JP 2007293520A JP 2007293520 A JP2007293520 A JP 2007293520A JP 4603030 B2 JP4603030 B2 JP 4603030B2
Authority
JP
Japan
Prior art keywords
power supply
channel mos
mos transistor
supply potential
level shifter
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2007293520A
Other languages
English (en)
Japanese (ja)
Other versions
JP2008067411A5 (enExample
JP2008067411A (ja
Inventor
裕雄 山本
史朗 崎山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Corp
Panasonic Holdings Corp
Original Assignee
Panasonic Corp
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Panasonic Corp, Matsushita Electric Industrial Co Ltd filed Critical Panasonic Corp
Priority to JP2007293520A priority Critical patent/JP4603030B2/ja
Publication of JP2008067411A publication Critical patent/JP2008067411A/ja
Publication of JP2008067411A5 publication Critical patent/JP2008067411A5/ja
Application granted granted Critical
Publication of JP4603030B2 publication Critical patent/JP4603030B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Logic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
JP2007293520A 2007-11-12 2007-11-12 半導体装置 Expired - Fee Related JP4603030B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2007293520A JP4603030B2 (ja) 2007-11-12 2007-11-12 半導体装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007293520A JP4603030B2 (ja) 2007-11-12 2007-11-12 半導体装置

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP34526198A Division JP4063982B2 (ja) 1998-12-04 1998-12-04 レベルシフタ回路およびそれを用いた半導体装置

Publications (3)

Publication Number Publication Date
JP2008067411A JP2008067411A (ja) 2008-03-21
JP2008067411A5 JP2008067411A5 (enExample) 2008-05-01
JP4603030B2 true JP4603030B2 (ja) 2010-12-22

Family

ID=39289619

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007293520A Expired - Fee Related JP4603030B2 (ja) 2007-11-12 2007-11-12 半導体装置

Country Status (1)

Country Link
JP (1) JP4603030B2 (enExample)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8487658B2 (en) * 2011-07-12 2013-07-16 Qualcomm Incorporated Compact and robust level shifter layout design

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH09153551A (ja) * 1995-11-30 1997-06-10 Seiko Epson Corp 半導体装置
JP3369382B2 (ja) * 1995-12-11 2003-01-20 東芝マイクロエレクトロニクス株式会社 半導体装置
JPH1084274A (ja) * 1996-09-09 1998-03-31 Matsushita Electric Ind Co Ltd 半導体論理回路および回路レイアウト構造

Also Published As

Publication number Publication date
JP2008067411A (ja) 2008-03-21

Similar Documents

Publication Publication Date Title
JP3562725B2 (ja) 出力バッファ回路、および入出力バッファ回路
JP5988062B2 (ja) 半導体集積回路
EP1102402A1 (en) Level adjustment circuit and data output circuit thereof
US20070171103A1 (en) Signal level conversion circuit
KR20020034884A (ko) 레벨변환회로 및 반도체집적회로
JP2006121654A (ja) レベル変換回路
JP2005354207A (ja) レベルシフタ、レベル変換回路及び半導体集積回路
JP4063982B2 (ja) レベルシフタ回路およびそれを用いた半導体装置
US7161386B2 (en) Signal-level converter
US6483340B2 (en) High integration-capable output buffer circuit unaffected by manufacturing process fluctuations or changes in use
US20070019493A1 (en) Semiconductor integrated circuit
JP4603030B2 (ja) 半導体装置
US8289302B2 (en) Output buffer circuit with enhanced slew rate
JP2006270132A (ja) 半導体集積回路装置
TW201315151A (zh) 位準偏移電路
JP4241657B2 (ja) 半導体集積回路
US20090284287A1 (en) Output buffer circuit and integrated circuit
JP2011004313A (ja) 半導体集積回路装置
JP2006295322A (ja) レベルシフタ回路
JP6408443B2 (ja) レベルシフト回路及びドライバ回路
JPH04372220A (ja) 半導体装置
JP4273881B2 (ja) 差動信号出力回路及びそれを内蔵した半導体集積回路
JPH1141090A (ja) 信号レベル変換機能付き半導体装置
JP3711075B2 (ja) 出力バッファ回路、および入出力バッファ回路
JP2006301840A (ja) 信号レベル変換バススイッチ

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080304

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100608

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100805

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100907

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100930

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131008

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131008

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees