JP4456606B2 - 集積回路チップ内のボルテージアイランド上で電力ルーティングを行なうための方法、コンピュータープログラム、およびシステム - Google Patents

集積回路チップ内のボルテージアイランド上で電力ルーティングを行なうための方法、コンピュータープログラム、およびシステム Download PDF

Info

Publication number
JP4456606B2
JP4456606B2 JP2006534426A JP2006534426A JP4456606B2 JP 4456606 B2 JP4456606 B2 JP 4456606B2 JP 2006534426 A JP2006534426 A JP 2006534426A JP 2006534426 A JP2006534426 A JP 2006534426A JP 4456606 B2 JP4456606 B2 JP 4456606B2
Authority
JP
Japan
Prior art keywords
power
robust
generating
determining
program code
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2006534426A
Other languages
English (en)
Japanese (ja)
Other versions
JP2007508701A (ja
JP2007508701A5 (enExample
Inventor
チェン、ビング
ゴールド、スコット、ダブリュ
スウ、マーク、クワンジェン
ライアン、パトリック、エム
シャンツェンバッハ、エリック、シー
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of JP2007508701A publication Critical patent/JP2007508701A/ja
Publication of JP2007508701A5 publication Critical patent/JP2007508701A5/ja
Application granted granted Critical
Publication of JP4456606B2 publication Critical patent/JP4456606B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/394—Routing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Layout of the interconnection structure
    • H01L23/5286—Arrangements of power or ground buses
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Geometry (AREA)
  • Theoretical Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Evolutionary Computation (AREA)
  • General Engineering & Computer Science (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
JP2006534426A 2003-10-09 2004-10-08 集積回路チップ内のボルテージアイランド上で電力ルーティングを行なうための方法、コンピュータープログラム、およびシステム Expired - Fee Related JP4456606B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/605,569 US6861753B1 (en) 2003-10-09 2003-10-09 Method and apparatus for performing power routing on a voltage island within an integrated circuit chip
PCT/US2004/033384 WO2005036606A2 (en) 2003-10-09 2004-10-08 Method and apparatus for performing power routing on a voltage island within an integrated circuit chip

Publications (3)

Publication Number Publication Date
JP2007508701A JP2007508701A (ja) 2007-04-05
JP2007508701A5 JP2007508701A5 (enExample) 2007-11-08
JP4456606B2 true JP4456606B2 (ja) 2010-04-28

Family

ID=34193454

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006534426A Expired - Fee Related JP4456606B2 (ja) 2003-10-09 2004-10-08 集積回路チップ内のボルテージアイランド上で電力ルーティングを行なうための方法、コンピュータープログラム、およびシステム

Country Status (6)

Country Link
US (2) US6861753B1 (enExample)
EP (1) EP1671339A4 (enExample)
JP (1) JP4456606B2 (enExample)
KR (1) KR100850414B1 (enExample)
CN (1) CN100429664C (enExample)
WO (1) WO2005036606A2 (enExample)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7984398B1 (en) * 2004-07-19 2011-07-19 Synopsys, Inc. Automated multiple voltage/power state design process and chip description system
EP1638145A1 (en) * 2004-09-20 2006-03-22 Infineon Technologies AG Embedded switchable power ring
WO2006062505A1 (en) * 2004-12-06 2006-06-15 Bae Systems Information And Electronic Systems Integration Inc. Asic device with multiple power supply voltages
DE102005009163B4 (de) * 2005-02-25 2013-08-14 Infineon Technologies Ag Halbleiterbauteil mit einem Halbleiterchip, der Signalkontaktflächen und Versorgungskontaktflächen aufweist, sowie Verfahren zur Herstellung des Halbleiterbauteils
JP5528662B2 (ja) * 2007-09-18 2014-06-25 ソニー株式会社 半導体集積回路
TWI445150B (zh) * 2007-11-15 2014-07-11 Realtek Semiconductor Corp 電源供應網之規劃方法
US8161446B2 (en) * 2008-09-23 2012-04-17 Qualcomm Incorporated System and method of connecting a macro cell to a system power supply
US8407635B2 (en) * 2011-01-31 2013-03-26 Cadence Design Systems, Inc. System and method for automatic extraction of power intent from custom analog/custom digital/mixed signal schematic designs
CN102902347B (zh) * 2012-09-28 2015-08-19 宁波大学 一种片上系统的低功耗电压岛划分方法
CN103077278B (zh) * 2013-01-06 2015-11-18 宁波大学 一种片上系统的电压岛供电引脚分配方法
KR101538458B1 (ko) 2014-01-03 2015-07-23 연세대학교 산학협력단 3차원 매니코어 프로세서를 위한 전압섬 형성 방법
US10318694B2 (en) 2016-11-18 2019-06-11 Qualcomm Incorporated Adaptive multi-tier power distribution grids for integrated circuits
US10366199B2 (en) * 2017-04-11 2019-07-30 Qualcomm Incorporated Cell-based power grid (PG) architecture
US10235491B2 (en) * 2017-05-17 2019-03-19 International Business Machines Corporation Dynamic route keep-out in printed circuit board design
US10629533B2 (en) * 2018-03-13 2020-04-21 Toshiba Memory Corporation Power island segmentation for selective bond-out
CN111368493B (zh) * 2018-12-26 2023-03-14 杭州广立微电子股份有限公司 一种基于稀疏网格的自动版图布线生成方法

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6792582B1 (en) * 2000-11-15 2004-09-14 International Business Machines Corporation Concurrent logical and physical construction of voltage islands for mixed supply voltage designs
US6598206B2 (en) * 2001-05-10 2003-07-22 International Business Machines Corporation Method and system of modifying integrated circuit power rails
US6523150B1 (en) * 2001-09-28 2003-02-18 International Business Machines Corporation Method of designing a voltage partitioned wirebond package
US6493859B1 (en) 2001-10-01 2002-12-10 International Business Machines Corporation Method of wiring power service terminals to a power network in a semiconductor integrated circuit
US6538314B1 (en) * 2002-03-29 2003-03-25 International Business Machines Corporation Power grid wiring for semiconductor devices having voltage islands
US6820240B2 (en) * 2002-09-25 2004-11-16 International Business Machines Corporation Voltage island chip implementation
US6779163B2 (en) * 2002-09-25 2004-08-17 International Business Machines Corporation Voltage island design planning

Also Published As

Publication number Publication date
WO2005036606A3 (en) 2006-09-21
US7234124B2 (en) 2007-06-19
JP2007508701A (ja) 2007-04-05
EP1671339A2 (en) 2006-06-21
US6861753B1 (en) 2005-03-01
WO2005036606A2 (en) 2005-04-21
EP1671339A4 (en) 2007-11-21
US20050120322A1 (en) 2005-06-02
KR20060132566A (ko) 2006-12-21
CN100429664C (zh) 2008-10-29
CN1906617A (zh) 2007-01-31
KR100850414B1 (ko) 2008-08-04

Similar Documents

Publication Publication Date Title
JP4456606B2 (ja) 集積回路チップ内のボルテージアイランド上で電力ルーティングを行なうための方法、コンピュータープログラム、およびシステム
US6539529B2 (en) Method and apparatus for designing integrated circuits and storage medium for storing the method
US6598206B2 (en) Method and system of modifying integrated circuit power rails
US6546538B1 (en) Integrated circuit having on-chip capacitors for supplying power to portions of the circuit requiring high-transient peak power
JP2001127161A (ja) 集積回路
CN111428435B (zh) 一种集成电路版图功耗优化方法及装置
US6493859B1 (en) Method of wiring power service terminals to a power network in a semiconductor integrated circuit
US7960836B2 (en) Redundant micro-loop structure for use in an integrated circuit physical design process and method of forming the same
JP5193406B2 (ja) クロック分配回路の設計方法，設計装置および設計プログラム並びに同プログラムを記録したコンピュータ読取可能な記録媒体
JPH0644596B2 (ja) Ｃｍｏｓセル・レイアウトの形成方法
US20150171005A1 (en) Method and Layout of an Integrated Circuit
US20070136709A1 (en) Floorplanning A Hierarchical Physical Design To Improve Placement And Routing
US7543249B2 (en) Embedded switchable power ring
JP3006824B2 (ja) 配線設計方法および配線設計装置
US6567966B2 (en) Interweaved integrated circuit interconnects
KR100696221B1 (ko) 반도체 집적 회로 및 전원 레이아웃 설계 방법
US10216886B2 (en) Semiconductor device and method for designing a semiconductor device
JP4987787B2 (ja) 配置検証装置
JP3201463B2 (ja) 半導体集積回路の設計装置および設計方法
CN110364521A (zh) 一种标准单元的版图布局方法及其版图
JP3169069B2 (ja) 半導体集積回路の階層レイアウトシステム、レイアウト方法及びこれが書き込まれた記憶媒体
JP2006332516A (ja) 半導体装置の自動設計方法および自動設計装置
JP2002203001A (ja) 電源配線設計装置
JPH1117157A (ja) フロアープランレイアウトシステム
JP2002043430A (ja) 汎用メモリマクロ化処理装置及び汎用メモリマクロ化処理方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070921

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070921

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090123

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090630

RD12 Notification of acceptance of power of sub attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7432

Effective date: 20090728

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20090728

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090911

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20091013

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100108

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100202

RD14 Notification of resignation of power of sub attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7434

Effective date: 20100202

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100205

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130212

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130212

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140212

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees