CN100429664C - 用于在集成电路芯片内的电压岛上执行电源布线的方法和设备 - Google Patents

用于在集成电路芯片内的电压岛上执行电源布线的方法和设备 Download PDF

Info

Publication number
CN100429664C
CN100429664C CNB2004800290278A CN200480029027A CN100429664C CN 100429664 C CN100429664 C CN 100429664C CN B2004800290278 A CNB2004800290278 A CN B2004800290278A CN 200480029027 A CN200480029027 A CN 200480029027A CN 100429664 C CN100429664 C CN 100429664C
Authority
CN
China
Prior art keywords
power
power grid
voltage
routing
robust
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB2004800290278A
Other languages
English (en)
Chinese (zh)
Other versions
CN1906617A (zh
Inventor
陈兵
斯科特·W.·古尔德
马克·K-J.·徐
帕特里克·M.·赖安
埃里克·C.·斯查泽巴奇
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of CN1906617A publication Critical patent/CN1906617A/zh
Application granted granted Critical
Publication of CN100429664C publication Critical patent/CN100429664C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/394—Routing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Layout of the interconnection structure
    • H01L23/5286—Arrangements of power or ground buses
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Geometry (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • General Engineering & Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
CNB2004800290278A 2003-10-09 2004-10-08 用于在集成电路芯片内的电压岛上执行电源布线的方法和设备 Expired - Fee Related CN100429664C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/605,569 US6861753B1 (en) 2003-10-09 2003-10-09 Method and apparatus for performing power routing on a voltage island within an integrated circuit chip
US10/605,569 2003-10-09

Publications (2)

Publication Number Publication Date
CN1906617A CN1906617A (zh) 2007-01-31
CN100429664C true CN100429664C (zh) 2008-10-29

Family

ID=34193454

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2004800290278A Expired - Fee Related CN100429664C (zh) 2003-10-09 2004-10-08 用于在集成电路芯片内的电压岛上执行电源布线的方法和设备

Country Status (6)

Country Link
US (2) US6861753B1 (enExample)
EP (1) EP1671339A4 (enExample)
JP (1) JP4456606B2 (enExample)
KR (1) KR100850414B1 (enExample)
CN (1) CN100429664C (enExample)
WO (1) WO2005036606A2 (enExample)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7984398B1 (en) * 2004-07-19 2011-07-19 Synopsys, Inc. Automated multiple voltage/power state design process and chip description system
EP1638145A1 (en) * 2004-09-20 2006-03-22 Infineon Technologies AG Embedded switchable power ring
WO2006062505A1 (en) * 2004-12-06 2006-06-15 Bae Systems Information And Electronic Systems Integration Inc. Asic device with multiple power supply voltages
DE102005009163B4 (de) * 2005-02-25 2013-08-14 Infineon Technologies Ag Halbleiterbauteil mit einem Halbleiterchip, der Signalkontaktflächen und Versorgungskontaktflächen aufweist, sowie Verfahren zur Herstellung des Halbleiterbauteils
JP5528662B2 (ja) 2007-09-18 2014-06-25 ソニー株式会社 半導体集積回路
TWI445150B (zh) * 2007-11-15 2014-07-11 Realtek Semiconductor Corp 電源供應網之規劃方法
US8161446B2 (en) * 2008-09-23 2012-04-17 Qualcomm Incorporated System and method of connecting a macro cell to a system power supply
US8407635B2 (en) * 2011-01-31 2013-03-26 Cadence Design Systems, Inc. System and method for automatic extraction of power intent from custom analog/custom digital/mixed signal schematic designs
CN102902347B (zh) * 2012-09-28 2015-08-19 宁波大学 一种片上系统的低功耗电压岛划分方法
CN103077278B (zh) * 2013-01-06 2015-11-18 宁波大学 一种片上系统的电压岛供电引脚分配方法
KR101538458B1 (ko) 2014-01-03 2015-07-23 연세대학교 산학협력단 3차원 매니코어 프로세서를 위한 전압섬 형성 방법
US10318694B2 (en) 2016-11-18 2019-06-11 Qualcomm Incorporated Adaptive multi-tier power distribution grids for integrated circuits
US10366199B2 (en) * 2017-04-11 2019-07-30 Qualcomm Incorporated Cell-based power grid (PG) architecture
US10235491B2 (en) * 2017-05-17 2019-03-19 International Business Machines Corporation Dynamic route keep-out in printed circuit board design
US10629533B2 (en) * 2018-03-13 2020-04-21 Toshiba Memory Corporation Power island segmentation for selective bond-out
CN111368493B (zh) * 2018-12-26 2023-03-14 杭州广立微电子股份有限公司 一种基于稀疏网格的自动版图布线生成方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020170020A1 (en) * 2001-05-10 2002-11-14 International Business Machines Corporation Method and system of modifying integrated circuit power rails
US6493859B1 (en) * 2001-10-01 2002-12-10 International Business Machines Corporation Method of wiring power service terminals to a power network in a semiconductor integrated circuit
US6538314B1 (en) * 2002-03-29 2003-03-25 International Business Machines Corporation Power grid wiring for semiconductor devices having voltage islands

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6792582B1 (en) * 2000-11-15 2004-09-14 International Business Machines Corporation Concurrent logical and physical construction of voltage islands for mixed supply voltage designs
US6523150B1 (en) * 2001-09-28 2003-02-18 International Business Machines Corporation Method of designing a voltage partitioned wirebond package
US6779163B2 (en) * 2002-09-25 2004-08-17 International Business Machines Corporation Voltage island design planning
US6820240B2 (en) * 2002-09-25 2004-11-16 International Business Machines Corporation Voltage island chip implementation

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20020170020A1 (en) * 2001-05-10 2002-11-14 International Business Machines Corporation Method and system of modifying integrated circuit power rails
US6493859B1 (en) * 2001-10-01 2002-12-10 International Business Machines Corporation Method of wiring power service terminals to a power network in a semiconductor integrated circuit
US6538314B1 (en) * 2002-03-29 2003-03-25 International Business Machines Corporation Power grid wiring for semiconductor devices having voltage islands

Also Published As

Publication number Publication date
CN1906617A (zh) 2007-01-31
KR20060132566A (ko) 2006-12-21
JP4456606B2 (ja) 2010-04-28
US6861753B1 (en) 2005-03-01
WO2005036606A3 (en) 2006-09-21
WO2005036606A2 (en) 2005-04-21
US7234124B2 (en) 2007-06-19
EP1671339A2 (en) 2006-06-21
EP1671339A4 (en) 2007-11-21
KR100850414B1 (ko) 2008-08-04
US20050120322A1 (en) 2005-06-02
JP2007508701A (ja) 2007-04-05

Similar Documents

Publication Publication Date Title
CN100429664C (zh) 用于在集成电路芯片内的电压岛上执行电源布线的方法和设备
US7185305B1 (en) Creating a power distribution arrangement with tapered metal wires for a physical design
US6598206B2 (en) Method and system of modifying integrated circuit power rails
JP3737104B2 (ja) プログラム可能な集積回路デバイスにユーザ回路を配置するタイミング駆動式の方法
US6539529B2 (en) Method and apparatus for designing integrated circuits and storage medium for storing the method
US6546538B1 (en) Integrated circuit having on-chip capacitors for supplying power to portions of the circuit requiring high-transient peak power
JP2011258952A (ja) パワーグリッド最適化
KR20010088859A (ko) 집적 회로 및 집적 회로 전력 및 접지 라우팅 방법
CN114444428A (zh) 带有背面电力轨的单元架构
US6493859B1 (en) Method of wiring power service terminals to a power network in a semiconductor integrated circuit
JPH0644596B2 (ja) Ｃｍｏｓセル・レイアウトの形成方法
US6484297B1 (en) 4K derating scheme for propagation delay and setup/hold time computation
US6184711B1 (en) Low impact signal buffering in integrated circuits
US6925615B2 (en) Semiconductor device having embedded array
US6615401B1 (en) Blocked net buffer insertion
JP4087629B2 (ja) レイアウト設計方法及びデータライブラリの提供方法
KR20020077040A (ko) 반도체 집적 회로 및 전원 레이아웃 설계 방법
JP4765259B2 (ja) 半導体集積回路とその設計装置、設計方法および設計プログラム
JP2521041B2 (ja) 集積回路における配線方法
US6588003B1 (en) Method of control cell placement for datapath macros in integrated circuit designs
TWI897516B (zh) 積體電路佈局及其產生的方法
JPH096826A (ja) 半導体集積回路の設計方法
JP2002203001A (ja) 電源配線設計装置
JPH02144937A (ja) 半導体集積回路装置及びその配線手法
JP2004199279A (ja) 集積回路設計方法

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20081029

Termination date: 20201008

CF01 Termination of patent right due to non-payment of annual fee