KR100850414B1 - 집적회로 칩내의 전압 섬상에서 파워 경로설정을 수행하기 위한 방법 및 컴퓨터 판독가능 기록매체 - Google Patents

집적회로 칩내의 전압 섬상에서 파워 경로설정을 수행하기 위한 방법 및 컴퓨터 판독가능 기록매체 Download PDF

Info

Publication number
KR100850414B1
KR100850414B1 KR1020067006462A KR20067006462A KR100850414B1 KR 100850414 B1 KR100850414 B1 KR 100850414B1 KR 1020067006462 A KR1020067006462 A KR 1020067006462A KR 20067006462 A KR20067006462 A KR 20067006462A KR 100850414 B1 KR100850414 B1 KR 100850414B1
Authority
KR
South Korea
Prior art keywords
power
delete delete
power grid
voltage island
routing
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1020067006462A
Other languages
English (en)
Korean (ko)
Other versions
KR20060132566A (ko
Inventor
빙 첸
스콧 더블유. 굴드
마크 쿠왕-젠 수
패트릭 엠. 라이언
에리히 씨. 슈안젠바흐
Original Assignee
인터내셔널 비지네스 머신즈 코포레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 인터내셔널 비지네스 머신즈 코포레이션 filed Critical 인터내셔널 비지네스 머신즈 코포레이션
Publication of KR20060132566A publication Critical patent/KR20060132566A/ko
Application granted granted Critical
Publication of KR100850414B1 publication Critical patent/KR100850414B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/394—Routing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/528—Layout of the interconnection structure
    • H01L23/5286—Arrangements of power or ground buses
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Geometry (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • General Engineering & Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
KR1020067006462A 2003-10-09 2004-10-08 집적회로 칩내의 전압 섬상에서 파워 경로설정을 수행하기 위한 방법 및 컴퓨터 판독가능 기록매체 Expired - Fee Related KR100850414B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/605,569 US6861753B1 (en) 2003-10-09 2003-10-09 Method and apparatus for performing power routing on a voltage island within an integrated circuit chip
US10/605,569 2003-10-09

Publications (2)

Publication Number Publication Date
KR20060132566A KR20060132566A (ko) 2006-12-21
KR100850414B1 true KR100850414B1 (ko) 2008-08-04

Family

ID=34193454

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1020067006462A Expired - Fee Related KR100850414B1 (ko) 2003-10-09 2004-10-08 집적회로 칩내의 전압 섬상에서 파워 경로설정을 수행하기 위한 방법 및 컴퓨터 판독가능 기록매체

Country Status (6)

Country Link
US (2) US6861753B1 (enExample)
EP (1) EP1671339A4 (enExample)
JP (1) JP4456606B2 (enExample)
KR (1) KR100850414B1 (enExample)
CN (1) CN100429664C (enExample)
WO (1) WO2005036606A2 (enExample)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7984398B1 (en) * 2004-07-19 2011-07-19 Synopsys, Inc. Automated multiple voltage/power state design process and chip description system
EP1638145A1 (en) * 2004-09-20 2006-03-22 Infineon Technologies AG Embedded switchable power ring
WO2006062505A1 (en) * 2004-12-06 2006-06-15 Bae Systems Information And Electronic Systems Integration Inc. Asic device with multiple power supply voltages
DE102005009163B4 (de) * 2005-02-25 2013-08-14 Infineon Technologies Ag Halbleiterbauteil mit einem Halbleiterchip, der Signalkontaktflächen und Versorgungskontaktflächen aufweist, sowie Verfahren zur Herstellung des Halbleiterbauteils
JP5528662B2 (ja) 2007-09-18 2014-06-25 ソニー株式会社 半導体集積回路
TWI445150B (zh) * 2007-11-15 2014-07-11 Realtek Semiconductor Corp 電源供應網之規劃方法
US8161446B2 (en) * 2008-09-23 2012-04-17 Qualcomm Incorporated System and method of connecting a macro cell to a system power supply
US8407635B2 (en) * 2011-01-31 2013-03-26 Cadence Design Systems, Inc. System and method for automatic extraction of power intent from custom analog/custom digital/mixed signal schematic designs
CN102902347B (zh) * 2012-09-28 2015-08-19 宁波大学 一种片上系统的低功耗电压岛划分方法
CN103077278B (zh) * 2013-01-06 2015-11-18 宁波大学 一种片上系统的电压岛供电引脚分配方法
KR101538458B1 (ko) 2014-01-03 2015-07-23 연세대학교 산학협력단 3차원 매니코어 프로세서를 위한 전압섬 형성 방법
US10318694B2 (en) 2016-11-18 2019-06-11 Qualcomm Incorporated Adaptive multi-tier power distribution grids for integrated circuits
US10366199B2 (en) * 2017-04-11 2019-07-30 Qualcomm Incorporated Cell-based power grid (PG) architecture
US10235491B2 (en) * 2017-05-17 2019-03-19 International Business Machines Corporation Dynamic route keep-out in printed circuit board design
US10629533B2 (en) * 2018-03-13 2020-04-21 Toshiba Memory Corporation Power island segmentation for selective bond-out
CN111368493B (zh) * 2018-12-26 2023-03-14 杭州广立微电子股份有限公司 一种基于稀疏网格的自动版图布线生成方法

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6493859B1 (en) 2001-10-01 2002-12-10 International Business Machines Corporation Method of wiring power service terminals to a power network in a semiconductor integrated circuit

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6792582B1 (en) * 2000-11-15 2004-09-14 International Business Machines Corporation Concurrent logical and physical construction of voltage islands for mixed supply voltage designs
US6598206B2 (en) * 2001-05-10 2003-07-22 International Business Machines Corporation Method and system of modifying integrated circuit power rails
US6523150B1 (en) * 2001-09-28 2003-02-18 International Business Machines Corporation Method of designing a voltage partitioned wirebond package
US6538314B1 (en) * 2002-03-29 2003-03-25 International Business Machines Corporation Power grid wiring for semiconductor devices having voltage islands
US6779163B2 (en) * 2002-09-25 2004-08-17 International Business Machines Corporation Voltage island design planning
US6820240B2 (en) * 2002-09-25 2004-11-16 International Business Machines Corporation Voltage island chip implementation

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6493859B1 (en) 2001-10-01 2002-12-10 International Business Machines Corporation Method of wiring power service terminals to a power network in a semiconductor integrated circuit
JP2003188260A (ja) * 2001-10-01 2003-07-04 Internatl Business Mach Corp <Ibm> 電源供給ターミナルから半導体集積回路内の電源網へ配線する方法

Also Published As

Publication number Publication date
CN1906617A (zh) 2007-01-31
KR20060132566A (ko) 2006-12-21
JP4456606B2 (ja) 2010-04-28
US6861753B1 (en) 2005-03-01
WO2005036606A3 (en) 2006-09-21
WO2005036606A2 (en) 2005-04-21
US7234124B2 (en) 2007-06-19
EP1671339A2 (en) 2006-06-21
EP1671339A4 (en) 2007-11-21
CN100429664C (zh) 2008-10-29
US20050120322A1 (en) 2005-06-02
JP2007508701A (ja) 2007-04-05

Similar Documents

Publication Publication Date Title
KR100850414B1 (ko) 집적회로 칩내의 전압 섬상에서 파워 경로설정을 수행하기 위한 방법 및 컴퓨터 판독가능 기록매체
US7185305B1 (en) Creating a power distribution arrangement with tapered metal wires for a physical design
US6546538B1 (en) Integrated circuit having on-chip capacitors for supplying power to portions of the circuit requiring high-transient peak power
JP2006173478A (ja) 半導体集積回路装置及びその設計方法
JP7519717B2 (ja) 高効率、高精度のチップ回路シミュレーション検証方法、システム、装置及び記憶媒体
KR20010088859A (ko) 집적 회로 및 집적 회로 전력 및 접지 라우팅 방법
US6493859B1 (en) Method of wiring power service terminals to a power network in a semiconductor integrated circuit
CN111428435A (zh) 一种集成电路版图功耗优化方法及装置
US7155693B1 (en) Floorplanning a hierarchical physical design to improve placement and routing
JP2003124318A (ja) 半導体装置およびその内部電源端子間の電源配線方法
KR20020077040A (ko) 반도체 집적 회로 및 전원 레이아웃 설계 방법
JP2009206402A (ja) 半導体装置の設計方法及び半導体装置
US6588003B1 (en) Method of control cell placement for datapath macros in integrated circuit designs
JP4765259B2 (ja) 半導体集積回路とその設計装置、設計方法および設計プログラム
Siozios et al. Wire segment length and switch box co-optimization for FPGA architectures
JP2004006514A (ja) ゲートアレイ半導体装置の基本セル，ゲートアレイ半導体装置，および，ゲートアレイ半導体装置のレイアウト方法
JP2001223273A (ja) 半導体集積回路の配線パターン作成方法及びその装置、記録媒体、半導体集積回路装置
JP2000260877A (ja) 半導体集積回路のレイアウト設計方法
JPH11238802A (ja) 自動配置配線方法及び自動配置配線装置
JP3201463B2 (ja) 半導体集積回路の設計装置および設計方法
KR20250098271A (ko) 플로어 플랜 시각화를 이용한 gp 먹스 위치를 설정하는 반도체 칩의 설계 방법 및 그 장치
JP2006031297A (ja) 半導体集積回路における特性検証用ネットリストの生成方法
JP2011145971A (ja) 半導体集積回路の設計方法
JP2000307062A (ja) マスタスライス方式の半導体集積回路装置、基準電位発生回路配置装置及びその方法
JPWO2018139408A1 (ja) 設計支援システムおよび設計支援方法

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

A201 Request for examination
AMND Amendment
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

AMND Amendment
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

E601 Decision to refuse application
PE0601 Decision on rejection of patent

St.27 status event code: N-2-6-B10-B15-exm-PE0601

AMND Amendment
E13-X000 Pre-grant limitation requested

St.27 status event code: A-2-3-E10-E13-lim-X000

J201 Request for trial against refusal decision
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PJ0201 Trial against decision of rejection

St.27 status event code: A-3-3-V10-V11-apl-PJ0201

E701 Decision to grant or registration of patent right
PB0901 Examination by re-examination before a trial

St.27 status event code: A-6-3-E10-E12-rex-PB0901

PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20110730

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20110730