JP4308985B2 - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP4308985B2 JP4308985B2 JP22839399A JP22839399A JP4308985B2 JP 4308985 B2 JP4308985 B2 JP 4308985B2 JP 22839399 A JP22839399 A JP 22839399A JP 22839399 A JP22839399 A JP 22839399A JP 4308985 B2 JP4308985 B2 JP 4308985B2
- Authority
- JP
- Japan
- Prior art keywords
- potential
- power supply
- node
- circuit
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/28—Supervision thereof, e.g. detecting power-supply failure by out of limits supervision
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/143—Detection of memory cassette insertion or removal; Continuity checks of supply or ground lines; Detection of supply variations, interruptions or levels ; Switching between alternative supplies
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
- G11C5/147—Voltage reference generators, voltage or current regulators; Internally lowered supply levels; Compensation for voltage drops
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/153—Arrangements in which a pulse is delivered at the instant when a predetermined characteristic of an input signal is present or at a fixed time interval after this instant
Landscapes
- Engineering & Computer Science (AREA)
- Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Power Engineering (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Dram (AREA)
- Power Sources (AREA)
- Semiconductor Integrated Circuits (AREA)
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP22839399A JP4308985B2 (ja) | 1999-08-12 | 1999-08-12 | 半導体装置 |
| US09/516,780 US6340902B1 (en) | 1999-08-12 | 2000-03-01 | Semiconductor device having multiple power-supply nodes and capable of self-detecting power-off to prevent erroneous operation |
| TW089109905A TW540047B (en) | 1999-08-12 | 2000-05-23 | Semiconductor device |
| KR1020000027643A KR100352966B1 (ko) | 1999-08-12 | 2000-05-23 | 전원 차단을 자가 검지하여 오동작을 방지할 수 있는다전원 노드를 구비하는 반도체 장치 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP22839399A JP4308985B2 (ja) | 1999-08-12 | 1999-08-12 | 半導体装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2001057074A JP2001057074A (ja) | 2001-02-27 |
| JP2001057074A5 JP2001057074A5 (enExample) | 2006-08-17 |
| JP4308985B2 true JP4308985B2 (ja) | 2009-08-05 |
Family
ID=16875775
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP22839399A Expired - Fee Related JP4308985B2 (ja) | 1999-08-12 | 1999-08-12 | 半導体装置 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US6340902B1 (enExample) |
| JP (1) | JP4308985B2 (enExample) |
| KR (1) | KR100352966B1 (enExample) |
| TW (1) | TW540047B (enExample) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP5041631B2 (ja) * | 2001-06-15 | 2012-10-03 | ルネサスエレクトロニクス株式会社 | 半導体記憶装置 |
| JP3853195B2 (ja) * | 2001-10-29 | 2006-12-06 | 株式会社ルネサステクノロジ | 半導体装置 |
| JP2003229490A (ja) * | 2002-02-05 | 2003-08-15 | Matsushita Electric Ind Co Ltd | 半導体装置とその電源断検査方法 |
| US7046016B2 (en) * | 2002-10-22 | 2006-05-16 | Tokyo Electron Limited | Potential fixing device, potential fixing method, and capacitance measuring instrument |
| JP4184104B2 (ja) * | 2003-01-30 | 2008-11-19 | 株式会社ルネサステクノロジ | 半導体装置 |
| JP2007109337A (ja) * | 2005-10-14 | 2007-04-26 | Elpida Memory Inc | 半導体メモリ装置及びメモリモジュール |
| KR20140066391A (ko) | 2012-11-23 | 2014-06-02 | 삼성전자주식회사 | 서든 파워 오프 감지 회로를 포함하는 불휘발성 메모리 장치 및 그것의 서든 파워 오프 감지 방법 |
| US12405622B2 (en) * | 2023-07-17 | 2025-09-02 | Qualcomm Incorporated | Voltage detector in data communication interface |
Family Cites Families (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4617473A (en) * | 1984-01-03 | 1986-10-14 | Intersil, Inc. | CMOS backup power switching circuit |
| JPH04285437A (ja) | 1991-03-12 | 1992-10-09 | Fujitsu Ltd | 停電検出装置 |
| JPH06140499A (ja) | 1992-10-27 | 1994-05-20 | Toyota Motor Corp | 半導体集積回路 |
| JPH06208423A (ja) * | 1993-01-12 | 1994-07-26 | Mitsubishi Electric Corp | 電源回路 |
| US5510735A (en) * | 1994-12-29 | 1996-04-23 | Motorola, Inc. | Comparator circuit for generating a control signal corresponding to a difference voltage between a battery voltage and a power supply voltage |
| JPH10135424A (ja) | 1996-11-01 | 1998-05-22 | Mitsubishi Electric Corp | 半導体集積回路装置 |
| KR19980034730A (ko) * | 1996-11-08 | 1998-08-05 | 김영환 | 외부 인터페이스 전압 자동검출 반도체 장치 |
| JPH10290526A (ja) | 1997-04-14 | 1998-10-27 | Denso Corp | 車載コンピュータの電源装置 |
-
1999
- 1999-08-12 JP JP22839399A patent/JP4308985B2/ja not_active Expired - Fee Related
-
2000
- 2000-03-01 US US09/516,780 patent/US6340902B1/en not_active Expired - Lifetime
- 2000-05-23 KR KR1020000027643A patent/KR100352966B1/ko not_active Expired - Fee Related
- 2000-05-23 TW TW089109905A patent/TW540047B/zh not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| KR100352966B1 (ko) | 2002-09-18 |
| JP2001057074A (ja) | 2001-02-27 |
| TW540047B (en) | 2003-07-01 |
| KR20010020881A (ko) | 2001-03-15 |
| US6340902B1 (en) | 2002-01-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6885605B2 (en) | Power-up signal generator for semiconductor memory devices | |
| JP4353621B2 (ja) | 半導体装置 | |
| US6768354B2 (en) | Multi-power semiconductor integrated circuit device | |
| KR100422588B1 (ko) | 파워 업 신호 발생 장치 | |
| US6418075B2 (en) | Semiconductor merged logic and memory capable of preventing an increase in an abnormal current during power-up | |
| JP4046382B2 (ja) | 半導体集積回路装置 | |
| KR100272070B1 (ko) | 반도체 기억 장치 | |
| KR100961210B1 (ko) | 제어신호생성회로 및 이를 이용하는 센스앰프회로 | |
| US5986959A (en) | Semiconductor memory device having internal voltage down-converting circuit reducing current consumption upon power ON | |
| US20050024911A1 (en) | Semiconductor memory device capable of reducing current consumption in active mode | |
| JP4308985B2 (ja) | 半導体装置 | |
| US6735142B1 (en) | Power-up control circuit with a power-saving mode of operation | |
| US20110249516A1 (en) | Internal voltage generation device | |
| US20050225379A1 (en) | Internal voltage generation circuit of semiconductor memory device | |
| US20030098741A1 (en) | Semiconductor integrated circuit | |
| JP3308572B2 (ja) | 半導体装置 | |
| KR100695421B1 (ko) | 반도체 메모리 소자의 내부전압 발생기 | |
| KR100230372B1 (ko) | 반도체 메모리 장치의 내부 전압 변환기 | |
| US6483756B2 (en) | Sequence circuit and semiconductor device using sequence circuit | |
| US20020001248A1 (en) | Semiconductor memory device | |
| KR100265594B1 (ko) | 파워-업회로 | |
| JP2000030455A (ja) | 半導体記憶装置 | |
| KR100910866B1 (ko) | 반도체 메모리 소자 | |
| US6256236B1 (en) | Semiconductor device capable of implementing simultaneous signal input and output from and to the same external terminal | |
| KR0125301B1 (ko) | 5v/3.3v 겸용 데이타 출력버퍼 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060628 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20060628 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20081111 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20081120 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090203 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090303 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20090428 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20090507 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120515 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120515 Year of fee payment: 3 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120515 Year of fee payment: 3 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120515 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130515 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140515 Year of fee payment: 5 |
|
| S531 | Written request for registration of change of domicile |
Free format text: JAPANESE INTERMEDIATE CODE: R313531 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| LAPS | Cancellation because of no payment of annual fees |