JP4167747B2 - 周波数可変発振回路及びそれを用いた位相同期回路 - Google Patents
周波数可変発振回路及びそれを用いた位相同期回路 Download PDFInfo
- Publication number
- JP4167747B2 JP4167747B2 JP10142398A JP10142398A JP4167747B2 JP 4167747 B2 JP4167747 B2 JP 4167747B2 JP 10142398 A JP10142398 A JP 10142398A JP 10142398 A JP10142398 A JP 10142398A JP 4167747 B2 JP4167747 B2 JP 4167747B2
- Authority
- JP
- Japan
- Prior art keywords
- circuit
- amplifier circuit
- positive feedback
- transistor
- differential
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
- 230000010355 oscillation Effects 0.000 title claims description 81
- 230000000295 complement effect Effects 0.000 claims description 62
- 238000006243 chemical reaction Methods 0.000 claims description 36
- 239000004065 semiconductor Substances 0.000 claims description 23
- 229910044991 metal oxide Inorganic materials 0.000 claims description 8
- 150000004706 metal oxides Chemical class 0.000 claims description 8
- 230000003247 decreasing effect Effects 0.000 claims description 3
- 230000010076 replication Effects 0.000 claims description 3
- 230000001052 transient effect Effects 0.000 claims 1
- 238000010586 diagram Methods 0.000 description 14
- 101000910089 Candida albicans (strain SC5314 / ATCC MYA-2876) Candidapepsin-5 Proteins 0.000 description 9
- 101000620880 Homo sapiens Tartrate-resistant acid phosphatase type 5 Proteins 0.000 description 6
- 102100022919 Tartrate-resistant acid phosphatase type 5 Human genes 0.000 description 6
- 101100112673 Rattus norvegicus Ccnd2 gene Proteins 0.000 description 5
- 239000003990 capacitor Substances 0.000 description 3
- 230000008859 change Effects 0.000 description 3
- 230000007423 decrease Effects 0.000 description 3
- 238000000034 method Methods 0.000 description 3
- 230000003321 amplification Effects 0.000 description 2
- 238000003199 nucleic acid amplification method Methods 0.000 description 2
- 238000004088 simulation Methods 0.000 description 2
- 239000013078 crystal Substances 0.000 description 1
- 125000004122 cyclic group Chemical group 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000001771 impaired effect Effects 0.000 description 1
- 230000006872 improvement Effects 0.000 description 1
- 230000008569 process Effects 0.000 description 1
- 238000011084 recovery Methods 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/03—Astable circuits
- H03K3/0315—Ring oscillators
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
- H03L7/0893—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump the up-down pulses controlling at least two source current generators or at least two sink current generators connected to different points in the loop
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
- H03L7/0995—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop the oscillator comprising a ring oscillator
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L2207/00—Indexing scheme relating to automatic control of frequency or phase and to synchronisation
- H03L2207/06—Phase locked loops with a controlled oscillator having at least two frequency control terminals
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
- H03L7/089—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses
- H03L7/0891—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector generating up-down pulses the up-down pulses controlling source and sink current generators, e.g. a charge pump
- H03L7/0895—Details of the current generators
- H03L7/0896—Details of the current generators the current generators being controlled by differential up-down pulses
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Dram (AREA)
Priority Applications (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10142398A JP4167747B2 (ja) | 1998-04-13 | 1998-04-13 | 周波数可変発振回路及びそれを用いた位相同期回路 |
| US09/288,689 US6215364B1 (en) | 1998-04-13 | 1999-04-09 | Variable frequency oscillator, and phase locked loop and clock synchronizer using thereof |
| TW088105786A TW419899B (en) | 1998-04-13 | 1999-04-12 | Variable frequency oscillator, and phase locked loop and clock synchronizer using thereof |
| KR1019990012834A KR100616066B1 (ko) | 1998-04-13 | 1999-04-12 | 주파수 가변발진회로와, 그것을 이용한 위상동기회로 및 클럭동기회로 |
| US09/754,382 US6535070B2 (en) | 1998-04-13 | 2001-01-05 | Variable frequency oscillator, and phase locked loop and clock synchronizer using thereof |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10142398A JP4167747B2 (ja) | 1998-04-13 | 1998-04-13 | 周波数可変発振回路及びそれを用いた位相同期回路 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2005199602A Division JP4195702B2 (ja) | 2005-07-08 | 2005-07-08 | クロック同期回路 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JPH11298302A JPH11298302A (ja) | 1999-10-29 |
| JPH11298302A5 JPH11298302A5 (enExample) | 2004-11-25 |
| JP4167747B2 true JP4167747B2 (ja) | 2008-10-22 |
Family
ID=14300311
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP10142398A Expired - Fee Related JP4167747B2 (ja) | 1998-04-13 | 1998-04-13 | 周波数可変発振回路及びそれを用いた位相同期回路 |
Country Status (4)
| Country | Link |
|---|---|
| US (2) | US6215364B1 (enExample) |
| JP (1) | JP4167747B2 (enExample) |
| KR (1) | KR100616066B1 (enExample) |
| TW (1) | TW419899B (enExample) |
Families Citing this family (36)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4167747B2 (ja) * | 1998-04-13 | 2008-10-22 | 株式会社ルネサステクノロジ | 周波数可変発振回路及びそれを用いた位相同期回路 |
| US8132105B1 (en) | 2000-10-10 | 2012-03-06 | Koninklijke Philips Electronics, N.V. | Control codes for programmable remote supplied in XML format |
| JP2002176340A (ja) * | 2000-12-06 | 2002-06-21 | Toshiba Corp | 遅延回路及び電圧制御発振回路 |
| US20020184577A1 (en) * | 2001-05-29 | 2002-12-05 | James Chow | Precision closed loop delay line for wide frequency data recovery |
| WO2003017487A1 (en) * | 2001-08-16 | 2003-02-27 | Koninklijke Philips Electronics N.V. | Ring oscillator stage |
| JP3808338B2 (ja) * | 2001-08-30 | 2006-08-09 | 株式会社ルネサステクノロジ | 位相同期回路 |
| JP3898694B2 (ja) * | 2001-10-02 | 2007-03-28 | 株式会社日立製作所 | シリアルデータ伝送装置 |
| DE10149769A1 (de) | 2001-10-09 | 2003-04-17 | Philips Corp Intellectual Pty | Digital schaltbare Stromquelle |
| US6690242B2 (en) * | 2001-12-21 | 2004-02-10 | Texas Instruments Incorporated | Delay circuit with current steering output symmetry and supply voltage insensitivity |
| KR100399585B1 (ko) * | 2002-09-12 | 2003-09-26 | (주) 가인테크 | 상보성 트랜지스터를 이용한 전압 제어 발진기 |
| KR100975990B1 (ko) | 2003-03-17 | 2010-08-13 | 매그나칩 반도체 유한회사 | 가변주파수 발진기 |
| US6794918B1 (en) * | 2003-03-27 | 2004-09-21 | Applied Micro Circuits Corporation | Loop-back clock phase generator |
| EP1654629B1 (en) * | 2003-08-14 | 2011-01-19 | Infineon Technologies AG | Modifying clock signals output by an integrated circuit |
| US6952124B2 (en) * | 2003-09-15 | 2005-10-04 | Silicon Bridge, Inc. | Phase locked loop circuit with self adjusted tuning hiep the pham |
| US6946917B2 (en) * | 2003-11-25 | 2005-09-20 | Texas Instruments Incorporated | Generating an oscillating signal according to a control current |
| KR100647385B1 (ko) * | 2004-01-02 | 2006-11-17 | 주식회사 하이닉스반도체 | 전압 제어 발진기 및 이를 적용한 위상 고정 루프회로 |
| US7161970B2 (en) * | 2004-09-10 | 2007-01-09 | Ftd Solutions Pte, Ltd. | Spread spectrum clock generator |
| JP2006303554A (ja) | 2005-04-15 | 2006-11-02 | Renesas Technology Corp | 論理レベル変換回路及びそれを用いた位相同期回路 |
| KR100646245B1 (ko) | 2005-12-26 | 2006-11-23 | 엘지전자 주식회사 | 디지털로 제어되는 주파수 발생기. |
| DE102006020485B4 (de) * | 2006-04-28 | 2019-07-04 | Atmel Corp. | Operationsverstärker |
| TWI325207B (en) * | 2006-06-06 | 2010-05-21 | Realtek Semiconductor Corp | Switching regulator with over current protection and method thereof |
| JP4991193B2 (ja) | 2006-07-04 | 2012-08-01 | 株式会社日立製作所 | 周波数可変発振器 |
| US7737795B2 (en) * | 2006-11-30 | 2010-06-15 | Rangan Giri N K | Voltage controlled oscillator |
| KR100839499B1 (ko) * | 2006-12-22 | 2008-06-19 | 삼성전자주식회사 | 딜레이 제어 장치 및 방법 |
| TWI358902B (en) * | 2007-12-31 | 2012-02-21 | Ind Tech Res Inst | Signal delay circuit |
| TWI384761B (zh) | 2009-02-20 | 2013-02-01 | Sunplus Technology Co Ltd | Low jitter, wide operating frequency band and frequency synthesis system suitable for low voltage operation |
| CN101820282B (zh) * | 2009-02-27 | 2013-05-01 | 凌阳科技股份有限公司 | 低抖动、宽操作频带及适合低电压操作的频率合成系统 |
| CN103098372B (zh) * | 2010-08-24 | 2016-03-02 | 马维尔国际贸易有限公司 | 低噪声cmos环型振荡器 |
| US8816782B2 (en) | 2011-05-10 | 2014-08-26 | Freescale Semiconductor, Inc. | Phase locked loop circuit having a voltage controlled oscillator with improved bandwidth |
| TWI554037B (zh) * | 2015-04-16 | 2016-10-11 | 群聯電子股份有限公司 | 時脈資料回復電路模組、記憶體儲存裝置及相位鎖定方法 |
| CN109104186A (zh) * | 2018-06-11 | 2018-12-28 | 珠海市微半导体有限公司 | 一种pll电路及芯片 |
| CN110943737B (zh) * | 2018-09-21 | 2024-04-05 | 兆易创新科技集团股份有限公司 | 一种电荷泵系统及非易失存储器 |
| WO2021230872A1 (en) * | 2020-05-14 | 2021-11-18 | Google Llc | Rendering video having dynamic components |
| CN111628767B (zh) * | 2020-06-24 | 2022-09-02 | 展讯通信(上海)有限公司 | 初始控制电压产生电路 |
| KR102759990B1 (ko) * | 2022-06-23 | 2025-01-23 | 창신 메모리 테크놀로지즈 아이엔씨 | 데이터 수신 회로, 데이터 수신 시스템 및 저장 장치 |
| WO2025121135A1 (ja) * | 2023-12-07 | 2025-06-12 | ソニーセミコンダクタソリューションズ株式会社 | 分周回路、発振器、および電子機器 |
Family Cites Families (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5635878A (en) * | 1995-10-20 | 1997-06-03 | United Microelectronics Corporation | Differential-type voltage-controlled oscillator with low-frequency stability compensation |
| US5896069A (en) * | 1995-12-08 | 1999-04-20 | Cypress Semiconductor Corp. | Cross coupled differential oscillator |
| JP4167747B2 (ja) * | 1998-04-13 | 2008-10-22 | 株式会社ルネサステクノロジ | 周波数可変発振回路及びそれを用いた位相同期回路 |
-
1998
- 1998-04-13 JP JP10142398A patent/JP4167747B2/ja not_active Expired - Fee Related
-
1999
- 1999-04-09 US US09/288,689 patent/US6215364B1/en not_active Expired - Lifetime
- 1999-04-12 TW TW088105786A patent/TW419899B/zh not_active IP Right Cessation
- 1999-04-12 KR KR1019990012834A patent/KR100616066B1/ko not_active Expired - Fee Related
-
2001
- 2001-01-05 US US09/754,382 patent/US6535070B2/en not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| TW419899B (en) | 2001-01-21 |
| KR100616066B1 (ko) | 2006-08-28 |
| KR19990083138A (ko) | 1999-11-25 |
| US20010002115A1 (en) | 2001-05-31 |
| JPH11298302A (ja) | 1999-10-29 |
| US6215364B1 (en) | 2001-04-10 |
| US6535070B2 (en) | 2003-03-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP4167747B2 (ja) | 周波数可変発振回路及びそれを用いた位相同期回路 | |
| JP3356136B2 (ja) | Pll回路 | |
| US20020039051A1 (en) | VCO circuit with wide output frequency range and PLL circuit with the VCO circuit | |
| US7064621B2 (en) | Synchronous clock generation circuit capable of ensuring wide lock-in range and attaining lower jitter | |
| US7737795B2 (en) | Voltage controlled oscillator | |
| US6873214B2 (en) | Use of configurable capacitors to tune a self biased phase locked loop | |
| Lad Kirankumar et al. | A dead-zone-free zero blind-zone high-speed phase frequency detector for charge-pump PLL | |
| WO2005002047A1 (en) | Phase-locked loop and delay-locked loop including differential delay cells having differential control inputs | |
| US20080284529A1 (en) | Method and apparatus of a ring oscillator for phase locked loop (pll) | |
| CN102195642A (zh) | 锁相环电路及其控制方法、半导体集成电路和电子设备 | |
| US20080309414A1 (en) | Voltage controlled oscillator and phase locked loop circuit incorporating the same | |
| JP4463807B2 (ja) | スイッチトキャパシタフィルタ及びフィードバックシステム | |
| JP2011078054A (ja) | 電流源、電子機器および集積回路 | |
| CN219627697U (zh) | 补偿电流失配的电荷泵电路及锁相环 | |
| TW202005282A (zh) | 時脈產生電路及時脈產生方法 | |
| US6188285B1 (en) | Phase-locked loop circuit and voltage-controlled oscillator capable of producing oscillations in a plurality of frequency ranges | |
| US7719331B2 (en) | PLL circuit | |
| US6529084B1 (en) | Interleaved feedforward VCO and PLL | |
| JP4195702B2 (ja) | クロック同期回路 | |
| US5465075A (en) | Phase-locked loop circuit with minimum output jitter and maximum frequency stability | |
| US7511584B2 (en) | Voltage controlled oscillator capable of operating in a wide frequency range | |
| US12040806B2 (en) | Semiconductor integrated circuit, phase locked loop (PLL) circuit, and system | |
| CN114244350A (zh) | 加速充电帮浦及锁相回路以及其操作方法 | |
| JPH09223965A (ja) | クロック発生回路 | |
| JP2001094404A (ja) | 電圧制御遅延回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20031209 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20031209 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20040730 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20050125 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050322 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20050510 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050708 |
|
| RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20050708 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20050816 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20051014 |
|
| A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20051028 |
|
| A912 | Re-examination (zenchi) completed and case transferred to appeal board |
Free format text: JAPANESE INTERMEDIATE CODE: A912 Effective date: 20051202 |
|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20080612 |
|
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20080804 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110808 Year of fee payment: 3 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110808 Year of fee payment: 3 |
|
| S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110808 Year of fee payment: 3 |
|
| R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120808 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120808 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130808 Year of fee payment: 5 |
|
| LAPS | Cancellation because of no payment of annual fees |