JP3928488B2 - 半導体装置およびその製造方法 - Google Patents
半導体装置およびその製造方法 Download PDFInfo
- Publication number
- JP3928488B2 JP3928488B2 JP2002162594A JP2002162594A JP3928488B2 JP 3928488 B2 JP3928488 B2 JP 3928488B2 JP 2002162594 A JP2002162594 A JP 2002162594A JP 2002162594 A JP2002162594 A JP 2002162594A JP 3928488 B2 JP3928488 B2 JP 3928488B2
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor device
- semiconductor chip
- circuit pattern
- insulating substrate
- bonding
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/73—Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/91—Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L24/80 - H01L24/90
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/4005—Shape
- H01L2224/4007—Shape of bonding interfaces, e.g. interlocking features
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/4005—Shape
- H01L2224/4009—Loop shape
- H01L2224/40095—Kinked
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/34—Strap connectors, e.g. copper straps for grounding power devices; Manufacturing methods related thereto
- H01L2224/39—Structure, shape, material or disposition of the strap connectors after the connecting process
- H01L2224/40—Structure, shape, material or disposition of the strap connectors after the connecting process of an individual strap connector
- H01L2224/401—Disposition
- H01L2224/40151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/40221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/40225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/481—Disposition
- H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
- H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
- H01L2224/491—Disposition
- H01L2224/4911—Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73219—Layer and TAB connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73201—Location after the connecting process on the same surface
- H01L2224/73221—Strap and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/73—Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
- H01L2224/732—Location after the connecting process
- H01L2224/73251—Location after the connecting process on different surfaces
- H01L2224/73265—Layer and wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/83—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
- H01L2224/838—Bonding techniques
- H01L2224/83801—Soldering or alloying
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01007—Nitrogen [N]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01018—Argon [Ar]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01022—Titanium [Ti]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01024—Chromium [Cr]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01028—Nickel [Ni]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01029—Copper [Cu]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01078—Platinum [Pt]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/013—Alloys
- H01L2924/014—Solder alloys
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/1015—Shape
- H01L2924/10155—Shape being other than a cuboid
- H01L2924/10158—Shape being other than a cuboid at the passive surface
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1301—Thyristor
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1305—Bipolar Junction Transistor [BJT]
- H01L2924/13055—Insulated gate bipolar transistor [IGBT]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/13—Discrete devices, e.g. 3 terminal devices
- H01L2924/1304—Transistor
- H01L2924/1306—Field-effect transistor [FET]
- H01L2924/13091—Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/151—Die mounting substrate
- H01L2924/156—Material
- H01L2924/15786—Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
- H01L2924/15787—Ceramics, e.g. crystalline carbides, nitrides or oxides
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/19—Details of hybrid assemblies other than the semiconductor or other solid state devices to be connected
- H01L2924/191—Disposition
- H01L2924/19101—Disposition of discrete passive components
- H01L2924/19107—Disposition of discrete passive components off-chip wires
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30105—Capacitance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/301—Electrical effects
- H01L2924/30107—Inductance
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Electrodes Of Semiconductors (AREA)
- Wire Bonding (AREA)
- Die Bonding (AREA)
- Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
Description
【発明の属する技術分野】
この発明は、IGBT(絶縁ゲート型バイポーラトランジスタ)モジュールなどの半導体装置に関する。
【0002】
【従来の技術】
IGBTモジュールなどの半導体装置のパッケージ構造は図6に示すようなケース構造と呼ばれるものが主流である。ケース構造は、冷却体であるヒートシンク16、Direct Bonding Cupper基板、アルミナあるいは窒化アルミからなるセラミック基板に銅箔の回路パターンが形成された絶縁基板15および半導体チップ11が半田12で接合され、この一体となったものを樹脂成形したケース17に接着した構造である。そして、半導体チップ11、ワイヤ13、絶縁基板15を水分、湿気、塵から保護する目的でケース17内にはゲル18が充填されている。電気的接続については、半導体チップ11の表面にワイヤがボンディングされ、半導体チップ11の裏面が、絶縁基板15上に形成した図示していない回路パターン銅膜に半田接合されている。
【0003】
図7は、半導体チップの要部断面図である。この図は1/2セルを示している。半導体チップ11の表面電極20側は、半導体基板21(例えばシリコン)上に、ゲート酸化膜22、ポリシリコンで形成されたゲート電極23、層間絶縁膜24、表面電極膜25、さらにその上に図示しない保護膜が形成され構成され、この段差形状(セル)が複数回に渡って繰返され半導体チップが構成された段差形状となっている。一方、裏面電極30側は半田接合を確保するため、Al層31、Ti層32、Ni層33およびAu層34がベタ膜状態で積層されている。尚、Au層34が最表面膜となる。また、図の点線は、IGBTセルの場合の半導体基板21内に形成されるエミッタ領域、ウエル領域、ドリフト領域およびコレクタ領域を示している。
【0004】
従来の半導体装置では、半導体チップ11の裏面電極30が、絶縁基板15の表面に形成された回路パターンと半田接合され、絶縁基板15の裏面銅箔が冷却体であるヒートシンク16に半田接合されている。このため、パワーサイクルなど熱(温度)が変化する信頼性試験においては、構成部材の線膨張係数の違いから生じる熱応力で半田接合部にクラックを生じることがあった。
【0005】
最近、半導体チップ11は大型化されてきており、熱応力による半田接合部への歪みは、さらに大きくなってきている。このような状況で接合方法として、半田接合を用いることは、信頼性の低いパワーモジュールの提供につながる可能性がある。また、半導体チップ11の表面電極と接続するワイヤ13は、配線抵抗やインダクタンスが大きく、半導体装置の特性が十分に発揮できない場合もある。
【0006】
【発明が解決しようとする課題】
半田接合を利用した従来の半導体装置では、実使用での熱応力によって半田接合層に歪みを発生し、Coffin−Manson則(歪みと疲労寿命の関係を示す法則)に従って半田接合層にはクラックが伸長していく(歪みが大きい程、クラックの進展が早く、疲労寿命が短くなる)。
【0007】
また、半導体チップは大型化され、ワイヤボンディングによる配線方法では半導体装置の性能を十分に生かすことが困難となってきている。
従って、半導体チップの裏面電極を絶縁基板に構成された回路パターンに如何に半田を用いない方法で接合できるか、また、表面電極への安定した電気的接続が如何に確保できるかが課題となる。
【0008】
この発明の目的は、前記の課題を解決して、半導体チップの裏面と絶縁基板との接合、半導体チップの表面と外部導出導体との接合および絶縁基板と冷却体(ヒートシンク)との接合において、半田を用いない接合とすることで、高性能で高信頼性の半導体装置を提供することにある。
【0009】
【課題を解決するための手段】
前記の目的を達成するために、半導体チップの裏面に形成した裏面電極と、絶縁基板上に形成した回路パターン導板とを接続した半導体装置において、前記裏面電極と前記回路パターン導板の各表面を同一材料とし、互いの表面を直に接触させて直接金属接合する。
【0010】
また、半導体チップの表面に形成した表面電極と、導体とを接続した半導体装置において、前記表面電極と前記導体の各表面を同一材料とし、互いの表面を直に接触させて直接金属接合する。
また、回路パターン導板を形成した絶縁基板の裏面に形成した導板と、放熱体を接続した半導体装置において、前記導板と前記放熱体の各表面を同一材料とし、互いの表面を直に接触させて直接金属接合する構成とする。
【0011】
また、半導体チップの裏面に形成した裏面電極と、絶縁基板上に形成した回路パターン導板とを接続した半導体装置において、前記裏面電極と前記回路パターン導板の各表面を所定の粗さで平坦化し、平坦化した表面を直に接触させて直接金属接合する。
また、半導体チップの表面に形成した表面電極と、導体とを接続した半導体装置において、前記表面電極と前記導体の互いの表面を所定の粗さで平坦化し、平坦化した表面を直に接触させて直接金属接合する。
【0012】
また、回路パターン導板を形成した絶縁基板の裏面に形成した導板と、放熱体を接続した半導体装置において、前記導板と前記放熱体の互いの表面を所定の粗さで平坦化し、平坦化した表面を直に接触させて直接金属接合する。
また、前記所定の粗さが、10nm以下であるとよい。
また、前記の半導体装置の製造方法において、前記所定の粗さとするために、加工面である各表面をCMP(Chemical Mechanical Polishing)処理と酸化しない不活性雰囲気での活性化による清浄処理とを行う製造方法とする。
【0013】
また、前記の半導体装置の製造方法において、互いの前記表面を加圧し、超音波振動もしくは加熱の少なくとも一方を実施することで直接金属接合するとよい。
前記したように、互いに接合する部材表面の材質を同一にし、加圧しながら、超音波振動を与えることで、直接金属接合ができる。加熱するとさらに直接金属接合がし易くなる。また、互いに接合する部材の表面の粗さをナノオーダの平坦面とすることで、分子間力が働き、加圧もしくは加熱しながら超音波振動を加えることで直接金属接合ができる。
【0014】
【発明の実施の形態】
図1は、この発明の第1実施例の半導体装置の要部断面図である。この図は図6の半導体チップ11と絶縁基板15とヒートシンク16に相当する図であり、ケース17、端子14は省略されている。また、図6と同一箇所には同一の符号を記した。
【0015】
半導体チップ11の裏面電極30(図7参照)の最表面膜41aは、Ni層、Cu層、Al層あるいは貴金属層(Au層)を、蒸着またはスパッタあるいはメッキにより成膜して形成する。一方、半導体チップ11を接合する絶縁基板15上の回路パターン15aの最表面膜41bも、半導体チップ11の裏面電極30の最表面膜41aと同一材料であるNi層、Cu層、Al層あるいは貴金属層(Au層など)を蒸着またはスパッタあるいはメッキによって成膜する。そして、最表面膜41a、41bで被覆された半導体チップの裏面電極30および絶縁基板15上に構成された回路パターン15aを互いに向き合せに配置し、加圧しながら超音波振動をさせ、場合によっては加熱することで、最表面(界面)に形成された同一金属が互いに拡散し、半田レスで直接金属接合する。超音波振動で直接金属接合させる条件は、例えば、半導体チップの大きさが5mm□〜10mm□の場合、超音波振動周波数は20kHz〜40kHz程度、加圧力は10kg(9.8×10N)〜40kg(9.8×40N)程度、時間は0.3sec〜0.6sec程度である。半導体チップ11の面積が大きくなった場合には、チップサイズに合わせて前記加圧力を増大する。また、加熱する場合の温度は150℃程度以下でよい。また、最表面41a、41bの粗さは小さい程好ましいが、μmオーダー以下であれば構わない。
【0016】
尚、半導体チップ11と回路パターン15aとの線膨張係数の差による熱応力を緩和するために、回路パターン15aには、焼き鈍しあるいは半導体チップ11を囲むように回路パターン15aに溝42を設ける。
また、前記の直接金属接合とは、接合する金属間に何も介在させず、接合する金属同志を直接接触させて接合することをいう。
【0017】
図2は、この発明の第2実施例の半導体装置の要部断面図である。半導体チップ11の裏面電極30はSi地またはTi膜、Cr膜を成膜する。次に、半導体チップ11の裏面電極30と絶縁基板15の表面に構成された回路パターン15aをCMP(化学的機械的研磨)装置などによって表面粗さをそれぞれ100nm以下に平坦加工する。さらに、ドライエッチング装置を用いて、加工したそれぞれの平坦面を酸化しないように不活性雰囲気(N2 減圧雰囲気や真空雰囲気)内でArなどをスパッタして活性化し、清浄化して、面粗さを10nm以下の平坦面とし、半導体チップ11の裏面電極30と絶縁基板上15の回路パターン15aとを重ね合せて加圧し直接金属接合する。平坦面の状態によっては、熱加圧するか、あるいは加圧しながら超音波振動させることで、原子(分子)間力によって半田レスで直接金属接合が行われる。尚、半導体チップ11と回路パターン15aとの線膨張係数の差による熱応力を緩和するために、回路パターン15aには、焼き鈍しあるいは半導体チップ11を囲むように回路パターン15aに溝42を設ける。また、裏面電極30と回路パターン15aの最表面は同一金属であると好ましい。
【0018】
図3は、この発明の第1参考例の半導体装置の要部断面図である。半導体チップ11の表面電極膜25と直接金属接合させるリードフレーム43の先端部44を凸状に加工し、リードフレーム43がガードリング部に接触しないようにして、半導体チップ11の表面電極膜25と直接接触させ、互いに直接金属接合する。また、図4のように半導体チップ11の表面電極膜25をガードリング部より高く堆積させ、リードフレーム43が直接接触できるようにすることで、直接金属接合する。尚、リードフレーム43の半導体チップ11との接合部には焼き鈍し、あるいは熱応力緩和のために、図3に示す溝42を設ける処理を施す。このリードフレーム43の溝42によって表面積が増えるので放熱性を向上させる働きもある。また、直接金属接合の方法は前記した第1、第2実施例と同じである。
【0019】
図5は、この発明の第2参考例の半導体装置の要部断面図である。絶縁基板の裏面導電膜15cの面とヒートシンク16の表面とを直接重ね合せ、直接金属接合させる。尚、ヒートシンク16の表面には絶縁基板の裏面導電膜15cより外側に絶縁基板の裏面導電膜15cを囲むように溝42を設ける。尚、直接金属接合の方法は前記した第1、第2実施例の方法と同じである。
【0020】
第1、第2実施例、第1、第2参考例で説明したように、半導体チップ11の裏面電極の最表面膜41aと絶縁基板15の回路パターン15aの最表面膜41b、半導体チップ11の表面電極膜25とリードフレーム、絶縁基板15の裏面導電膜15cとヒートシンク16をそれぞれ同一金属で成膜するか、ナノオーダーレベルでの加工をすることで、組立工程での半田付けとワイヤボンディング作業は不要となり、さらに、半田接合層分の熱抵抗が削除できることで、高性能な半導体装置を提供できる。
【0021】
尚、これらの実施例は半導体チップを回路パターンに接合して使用するパワー半導体装置(IGBT、ダイオード、サイリスタ、トランジスタ、MOSFETなど)に共通したものである。
【0022】
【発明の効果】
この発明によれば、半導体チップの裏面電極膜と絶縁基板上の回路パターンとの各最表面金属膜を同一金属で構成することで、両者を直接接合することが可能となり、実使用でも半田層の熱抵抗が削除され半導体素子の接合温度が低下し、接合状態も安定した信頼性の高い半導体装置の供給が可能となる。
【0023】
また、半導体チップの裏面電極膜と絶縁基板上の回路パターンとをナノオーダーレベルで平行かつ平坦に加工し貼り合せることで、原子(分子)間力により直接接合が行われ、実使用での接合状態が安定した信頼性の高い半導体装置の供給が可能となる。
また、半導体チップの表面電極膜への電気的配線をリードフレームとし、その接合方法を直接金属接合とすることで、大容量クラスまで電気的接続が安定した半導体装置の供給が可能となる。
【0024】
また、絶縁基板とヒートシンクとの接合方法を直接金属接合とすることで、半田層の熱抵抗が削除でき、機械的負荷に対して安定した半導体装置の供給が可能となる。
【図面の簡単な説明】
【図1】 この発明の第1実施例の半導体装置の要部断面図
【図2】 この発明の第2実施例の半導体装置の要部断面図
【図3】 この発明の第1参考例の半導体装置の要部断面図
【図4】 第1参考例の変形例を示す要部断面図
【図5】 この発明の第2参考例の半導体装置の要部断面図
【図6】 半導体モジュールの要部断面図
【図7】 IGBTの1/2セルを示す要部断面図
Claims (4)
- 半導体チップの裏面に形成した裏面電極と、絶縁基板上に形成した回路パターン導板の各表面とを接続した半導体装置において、半導体チップの大きさを5mm□〜10mm□とし、前記裏面電極と前記回路パターン導板をニッケル層または銅層の同一材料とし、互いの表面を接触させて直接金属接合することを特徴とする半導体装置。
- 請求項1に記載の半導体装置の製造方法において、互いの前記表面を加圧し、超音波振動もしくは加熱の少なくとも一方を実施することで前記接合が行われることを特徴とする半導体装置の製造方法。
- 半導体チップの裏面に形成した裏面電極と、絶縁基板上に形成した回路パターン導板とを接続した半導体装置において、前記裏面電極と前記回路パターン導板の互いの表面を10nm以下の粗さで平坦化し、平坦化した表面を接触させて直接金属接合することを特徴とする半導体装置。
- 前記請求項3に記載の半導体装置の製造方法において、前記所定の粗さとするために、加工面である各表面をCMP(Chemical Mechanical Polishing)処理と酸化しない不活性雰囲気での活性化による清浄処理とを行うことを特徴とする半導体装置の製造方法。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002162594A JP3928488B2 (ja) | 2002-06-04 | 2002-06-04 | 半導体装置およびその製造方法 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002162594A JP3928488B2 (ja) | 2002-06-04 | 2002-06-04 | 半導体装置およびその製造方法 |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007008914A Division JP4442609B2 (ja) | 2007-01-18 | 2007-01-18 | 半導体装置およびその製造方法 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2004014599A JP2004014599A (ja) | 2004-01-15 |
JP3928488B2 true JP3928488B2 (ja) | 2007-06-13 |
Family
ID=30431301
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2002162594A Expired - Fee Related JP3928488B2 (ja) | 2002-06-04 | 2002-06-04 | 半導体装置およびその製造方法 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP3928488B2 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11063495B2 (en) | 2019-07-01 | 2021-07-13 | Nidec Motor Corporation | Heatsink clamp for multiple electronic components |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7327037B2 (en) * | 2004-04-01 | 2008-02-05 | Lucent Technologies Inc. | High density nanostructured interconnection |
US7169245B2 (en) * | 2004-12-13 | 2007-01-30 | 3M Innovative Properties Company | Methods of using sonication to couple a heat sink to a heat-generating component |
JP4710798B2 (ja) * | 2006-11-01 | 2011-06-29 | 三菱マテリアル株式会社 | パワーモジュール用基板及びパワーモジュール用基板の製造方法並びにパワーモジュール |
JP5115318B2 (ja) * | 2007-09-14 | 2013-01-09 | 日産自動車株式会社 | 半導体装置 |
MY160929A (en) | 2010-08-31 | 2017-03-31 | Nissan Motor | Joining method of aluminum-based metal |
JP2014239084A (ja) * | 2011-09-30 | 2014-12-18 | 三洋電機株式会社 | 回路装置 |
JP6008544B2 (ja) * | 2012-04-06 | 2016-10-19 | 昭和電工株式会社 | 絶縁基板の製造方法 |
JP5947090B2 (ja) * | 2012-04-13 | 2016-07-06 | 昭和電工株式会社 | 絶縁基板の製造方法 |
JP2014093425A (ja) * | 2012-11-02 | 2014-05-19 | Sumitomo Metal Mining Co Ltd | Znを主成分とするはんだ合金との接合部を有する電子部品 |
DE112013007390B4 (de) * | 2013-08-29 | 2020-06-25 | Mitsubishi Electric Corporation | Halbleitermodul, Halbleitervorrichtung und Fahrzeug |
JP6455109B2 (ja) * | 2014-12-04 | 2019-01-23 | 富士電機株式会社 | 半導体装置及び半導体装置の製造方法 |
-
2002
- 2002-06-04 JP JP2002162594A patent/JP3928488B2/ja not_active Expired - Fee Related
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US11063495B2 (en) | 2019-07-01 | 2021-07-13 | Nidec Motor Corporation | Heatsink clamp for multiple electronic components |
Also Published As
Publication number | Publication date |
---|---|
JP2004014599A (ja) | 2004-01-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR102585450B1 (ko) | 브레이징된 전기 전도성 층을 포함하는 칩 캐리어를 구비한 몰딩된 패키지 | |
US9673163B2 (en) | Semiconductor device with flip chip structure and fabrication method of the semiconductor device | |
US8164176B2 (en) | Semiconductor module arrangement | |
US7605456B2 (en) | Inverter unit | |
JP3928488B2 (ja) | 半導体装置およびその製造方法 | |
JP2007103949A (ja) | パワー半導体素子とハウジングとを備えた装置及びその製造方法 | |
JPH04162756A (ja) | 半導体モジュール | |
US20220013427A1 (en) | Semiconductor device | |
JP6440903B2 (ja) | 半導体装置およびその製造方法 | |
JP6192561B2 (ja) | 電力用半導体装置 | |
WO2017183580A1 (ja) | 半導体装置、パワーモジュール及びその製造方法 | |
JP4442609B2 (ja) | 半導体装置およびその製造方法 | |
US20230077964A1 (en) | Semiconductor device and method for manufacturing semiconductor device | |
JP3601529B2 (ja) | 半導体装置 | |
JP3879361B2 (ja) | 半導体装置の実装構造およびその実装方法 | |
JP4039258B2 (ja) | 電力用半導体装置 | |
JP4038173B2 (ja) | 電力用半導体装置 | |
US9633927B2 (en) | Chip arrangement and method for producing a chip arrangement | |
JP6006966B2 (ja) | 半導体装置およびその製造方法 | |
JP2009302579A (ja) | 半導体装置およびその製造方法 | |
US20230028808A1 (en) | Semiconductor device | |
JP2003224275A (ja) | 半導体装置 | |
JPS5952853A (ja) | 半導体装置 | |
JPH0794623A (ja) | 回路基板 | |
JPS6070734A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20050215 |
|
RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20060703 |
|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20060704 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20061110 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20061121 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070118 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20070213 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20070226 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 Ref document number: 3928488 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100316 Year of fee payment: 3 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20100316 Year of fee payment: 3 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110316 Year of fee payment: 4 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20110316 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120316 Year of fee payment: 5 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120316 Year of fee payment: 5 |
|
S111 | Request for change of ownership or part of ownership |
Free format text: JAPANESE INTERMEDIATE CODE: R313111 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120316 Year of fee payment: 5 |
|
R350 | Written notification of registration of transfer |
Free format text: JAPANESE INTERMEDIATE CODE: R350 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120316 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130316 Year of fee payment: 6 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130316 Year of fee payment: 6 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140316 Year of fee payment: 7 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |