JP3886905B2 - Esd保護を備える半導体部品 - Google Patents
Esd保護を備える半導体部品 Download PDFInfo
- Publication number
- JP3886905B2 JP3886905B2 JP2002558338A JP2002558338A JP3886905B2 JP 3886905 B2 JP3886905 B2 JP 3886905B2 JP 2002558338 A JP2002558338 A JP 2002558338A JP 2002558338 A JP2002558338 A JP 2002558338A JP 3886905 B2 JP3886905 B2 JP 3886905B2
- Authority
- JP
- Japan
- Prior art keywords
- conductor wiring
- terminal
- semiconductor component
- lead frame
- assigned
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D84/00—Integrated devices formed in or on semiconductor substrates that comprise only semiconducting layers, e.g. on Si wafers or on GaAs-on-Si wafers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W42/00—Arrangements for protection of devices
- H10W42/80—Arrangements for protection of devices protecting against overcurrent or overload, e.g. fuses or shunts
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/071—Connecting or disconnecting
- H10W72/075—Connecting or disconnecting of bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/50—Bond wires
- H10W72/551—Materials of bond wires
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/931—Shapes of bond pads
- H10W72/932—Plan-view shape, i.e. in top view
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W72/00—Interconnections or connectors in packages
- H10W72/90—Bond pads, in general
- H10W72/951—Materials of bond pads
- H10W72/952—Materials of bond pads comprising metals or metalloids, e.g. PbSn, Ag or Cu
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
- H10W90/00—Package configurations
- H10W90/701—Package configurations characterised by the relative positions of pads or connectors relative to package parts
- H10W90/751—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires
- H10W90/756—Package configurations characterised by the relative positions of pads or connectors relative to package parts of bond wires between a chip and a stacked lead frame, conducting package substrate or heat sink
Landscapes
- Semiconductor Integrated Circuits (AREA)
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE10102354A DE10102354C1 (de) | 2001-01-19 | 2001-01-19 | Halbleiter-Bauelement mit ESD-Schutz |
| PCT/DE2002/000175 WO2002058154A2 (de) | 2001-01-19 | 2002-01-21 | Halbleiter-bauelement mit esd-schutz |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2004531051A JP2004531051A (ja) | 2004-10-07 |
| JP2004531051A5 JP2004531051A5 (https=) | 2005-05-19 |
| JP3886905B2 true JP3886905B2 (ja) | 2007-02-28 |
Family
ID=7671118
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002558338A Expired - Fee Related JP3886905B2 (ja) | 2001-01-19 | 2002-01-21 | Esd保護を備える半導体部品 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US7250659B2 (https=) |
| EP (1) | EP1360726B1 (https=) |
| JP (1) | JP3886905B2 (https=) |
| KR (1) | KR100530449B1 (https=) |
| CN (1) | CN1244151C (https=) |
| DE (2) | DE10102354C1 (https=) |
| WO (1) | WO2002058154A2 (https=) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE102004031455B4 (de) * | 2004-06-29 | 2014-10-30 | Infineon Technologies Ag | Verfahren zur Erstellung eines ESD-Schutzes bei einem mikroelektronischen Baustein und entsprechend ausgebildeter mikroelektronischer Baustein |
| US9387313B2 (en) | 2004-08-03 | 2016-07-12 | Interventional Spine, Inc. | Telescopic percutaneous tissue dilation systems and related methods |
| JP4993092B2 (ja) * | 2007-05-31 | 2012-08-08 | 富士電機株式会社 | レベルシフト回路および半導体装置 |
| US7586179B2 (en) * | 2007-10-09 | 2009-09-08 | Fairchild Semiconductor Corporation | Wireless semiconductor package for efficient heat dissipation |
| US10015916B1 (en) * | 2013-05-21 | 2018-07-03 | Xilinx, Inc. | Removal of electrostatic charges from an interposer via a ground pad thereof for die attach for formation of a stacked die |
| US9960227B2 (en) | 2013-09-11 | 2018-05-01 | Xilinx, Inc. | Removal of electrostatic charges from interposer for die attachment |
| US11088134B2 (en) | 2016-11-07 | 2021-08-10 | Dialog Semiconductor (Uk) Limited | Electrostatic discharge device and split multi rail network with symmetrical layout design technique |
Family Cites Families (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH065705B2 (ja) * | 1989-08-11 | 1994-01-19 | 株式会社東芝 | 半導体集積回路装置 |
| JPH03156965A (ja) * | 1989-11-15 | 1991-07-04 | Fujitsu Ltd | 半導体集積回路装置 |
| JPH05308107A (ja) * | 1991-07-01 | 1993-11-19 | Sumitomo Electric Ind Ltd | 半導体装置及びその製作方法 |
| JP2888005B2 (ja) * | 1992-01-24 | 1999-05-10 | 住友電気工業株式会社 | マイクロ波デバイス用パッケージ |
| EP0623958B1 (de) * | 1993-05-04 | 1998-04-01 | Siemens Aktiengesellschaft | Integrierte Halbleiterschaltung mit einem Schutzmittel |
| DE19507313C2 (de) * | 1995-03-02 | 1996-12-19 | Siemens Ag | Halbleiterbauelement mit Schutzstruktur zum Schutz vor elektrostatischer Entladung |
| DE59510495D1 (de) * | 1995-04-06 | 2003-01-16 | Infineon Technologies Ag | Integrierte Halbleiterschaltung mit einem Schutzmittel |
| US5917362A (en) * | 1996-01-29 | 1999-06-29 | Sony Corporation | Switching circuit |
| JPH1022448A (ja) | 1996-07-03 | 1998-01-23 | Oki Micro Design Miyazaki:Kk | 静電破壊/ラッチアップ対策半導体装置 |
| US6476486B1 (en) * | 1997-10-30 | 2002-11-05 | Agilent Technologies, Inc. | Ball grid array package with supplemental electronic component |
| US5886862A (en) * | 1997-11-26 | 1999-03-23 | Digital Equipment Corporation | Cross-referenced electrostatic discharge protection systems and methods for power supplies |
-
2001
- 2001-01-19 DE DE10102354A patent/DE10102354C1/de not_active Expired - Fee Related
-
2002
- 2002-01-21 JP JP2002558338A patent/JP3886905B2/ja not_active Expired - Fee Related
- 2002-01-21 WO PCT/DE2002/000175 patent/WO2002058154A2/de not_active Ceased
- 2002-01-21 KR KR10-2003-7009295A patent/KR100530449B1/ko not_active Expired - Fee Related
- 2002-01-21 CN CNB028039335A patent/CN1244151C/zh not_active Expired - Fee Related
- 2002-01-21 EP EP02706607A patent/EP1360726B1/de not_active Expired - Lifetime
- 2002-01-21 DE DE50211919T patent/DE50211919D1/de not_active Expired - Lifetime
-
2003
- 2003-07-21 US US10/623,815 patent/US7250659B2/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| EP1360726B1 (de) | 2008-03-19 |
| CN1244151C (zh) | 2006-03-01 |
| CN1488171A (zh) | 2004-04-07 |
| DE10102354C1 (de) | 2002-08-08 |
| US20040056339A1 (en) | 2004-03-25 |
| EP1360726A2 (de) | 2003-11-12 |
| KR100530449B1 (ko) | 2005-11-22 |
| KR20030072594A (ko) | 2003-09-15 |
| DE50211919D1 (de) | 2008-04-30 |
| WO2002058154A2 (de) | 2002-07-25 |
| JP2004531051A (ja) | 2004-10-07 |
| WO2002058154A3 (de) | 2003-08-21 |
| US7250659B2 (en) | 2007-07-31 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US5089876A (en) | Semiconductor ic device containing a conductive plate | |
| CA2230065A1 (en) | Anti-tamper bond wire shield for an integrated circuit | |
| EP0788161A3 (en) | Microelectronic device with thin film electrostatic discharge protection structure | |
| US20090080135A1 (en) | Apparatus and Method for ESD Protection of an Integrated Circuit | |
| CN1985370B (zh) | 包含esd器件的电子器件 | |
| EP0952545A4 (en) | Ic card | |
| US6753204B1 (en) | Method for assembling integrated circuits with protection of the circuits against electrostatic discharge | |
| JP3886905B2 (ja) | Esd保護を備える半導体部品 | |
| US6507117B1 (en) | Semiconductor chip and multichip-type semiconductor device | |
| JP2830783B2 (ja) | 半導体装置 | |
| US5365103A (en) | Punchthru ESD device along centerline of power pad | |
| EP0540926B1 (en) | Protection circuit on a lead of a power device | |
| US6078092A (en) | Resettable fuse integrated circuit package | |
| US6538304B1 (en) | Corner bonding to lead frame | |
| JP2500643B2 (ja) | 半導体装置 | |
| JP2002198466A (ja) | 半導体装置 | |
| US6797993B2 (en) | Monolithic IC package | |
| US7333310B2 (en) | ESD bonding pad | |
| JPS6038858A (ja) | 半導体集積回路装置 | |
| JP2003124333A (ja) | 半導体icチップ | |
| JPH02119171A (ja) | 半導体集積回路装置 | |
| JP3356119B2 (ja) | 半導体装置及びその製造方法 | |
| JPS5913354A (ja) | 半導体装置 | |
| JPS61180470A (ja) | 半導体集積回路装置 | |
| EP0343633A2 (en) | Semiconductor integrated circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20060619 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20060627 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20060922 |
|
| RD02 | Notification of acceptance of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7422 Effective date: 20060922 |
|
| TRDD | Decision of grant or rejection written | ||
| A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20061024 |
|
| A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20061122 |
|
| R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101201 Year of fee payment: 4 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111201 Year of fee payment: 5 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121201 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121201 Year of fee payment: 6 |
|
| FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131201 Year of fee payment: 7 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
| LAPS | Cancellation because of no payment of annual fees |