JP2555165B2 - ナンド回路 - Google Patents

ナンド回路

Info

Publication number
JP2555165B2
JP2555165B2 JP63269408A JP26940888A JP2555165B2 JP 2555165 B2 JP2555165 B2 JP 2555165B2 JP 63269408 A JP63269408 A JP 63269408A JP 26940888 A JP26940888 A JP 26940888A JP 2555165 B2 JP2555165 B2 JP 2555165B2
Authority
JP
Japan
Prior art keywords
input
nand circuit
transistor
drive
transistors
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
JP63269408A
Other languages
English (en)
Japanese (ja)
Other versions
JPH02117212A (ja
Inventor
正信 吉田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Priority to JP63269408A priority Critical patent/JP2555165B2/ja
Priority to US07/424,038 priority patent/US5059825A/en
Priority to DE68923343T priority patent/DE68923343T2/de
Priority to EP89311123A priority patent/EP0366489B1/en
Priority to KR1019890015523A priority patent/KR930005652B1/ko
Publication of JPH02117212A publication Critical patent/JPH02117212A/ja
Application granted granted Critical
Publication of JP2555165B2 publication Critical patent/JP2555165B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
    • H03K19/00361—Modifications for eliminating interference or parasitic voltages or currents in field effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
    • H03K19/09441—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET of the same canal type
    • H03K19/09443—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET of the same canal type using a combination of enhancement and depletion transistors

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Engineering (AREA)
  • Read Only Memory (AREA)
  • Dram (AREA)
  • Electronic Switches (AREA)
  • Logic Circuits (AREA)
JP63269408A 1988-10-27 1988-10-27 ナンド回路 Expired - Lifetime JP2555165B2 (ja)

Priority Applications (5)

Application Number Priority Date Filing Date Title
JP63269408A JP2555165B2 (ja) 1988-10-27 1988-10-27 ナンド回路
US07/424,038 US5059825A (en) 1988-10-27 1989-10-19 Nand gate circuit
DE68923343T DE68923343T2 (de) 1988-10-27 1989-10-27 NAND Gateschaltungen.
EP89311123A EP0366489B1 (en) 1988-10-27 1989-10-27 Nand gate circuits
KR1019890015523A KR930005652B1 (ko) 1988-10-27 1989-10-27 Nand 게이트 회로

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP63269408A JP2555165B2 (ja) 1988-10-27 1988-10-27 ナンド回路

Publications (2)

Publication Number Publication Date
JPH02117212A JPH02117212A (ja) 1990-05-01
JP2555165B2 true JP2555165B2 (ja) 1996-11-20

Family

ID=17471999

Family Applications (1)

Application Number Title Priority Date Filing Date
JP63269408A Expired - Lifetime JP2555165B2 (ja) 1988-10-27 1988-10-27 ナンド回路

Country Status (5)

Country Link
US (1) US5059825A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP (1) EP0366489B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JP2555165B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
KR (1) KR930005652B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
DE (1) DE68923343T2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2928651B2 (ja) * 1991-03-19 1999-08-03 株式会社日立製作所 通信機能を備えた制御装置
US5146115A (en) * 1991-07-26 1992-09-08 Zilog, Inc. Domino-logic decoder
US5391941A (en) * 1993-09-23 1995-02-21 Cypress Semiconductor Corporation Decoder circuitry with balanced propagation delay and minimized input capacitance
US7821866B1 (en) 2007-11-14 2010-10-26 Cypress Semiconductor Corporation Low impedance column multiplexer circuit and method

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5315055A (en) * 1976-07-27 1978-02-10 Toshiba Corp Logic circuit
US4250406A (en) * 1978-12-21 1981-02-10 Motorola, Inc. Single clock CMOS logic circuit with selected threshold voltages
JPS5767333A (en) * 1980-10-15 1982-04-23 Matsushita Electric Ind Co Ltd Mos integrated circuit
JPS5979487A (ja) * 1982-10-27 1984-05-08 Nec Corp デコ−ダ回路
US4649296A (en) * 1984-07-13 1987-03-10 At&T Bell Laboratories Synthetic CMOS static logic gates
JPS61265794A (ja) * 1985-05-20 1986-11-25 Fujitsu Ltd 半導体記憶装置のデコ−ダ回路
FR2596595B1 (fr) * 1986-03-28 1988-05-13 Radiotechnique Compelec Porte logique mos du type domino
JPS63228494A (ja) * 1987-03-18 1988-09-22 Fujitsu Ltd ダイナミツク型デコ−ダ回路
US4797580A (en) * 1987-10-29 1989-01-10 Northern Telecom Limited Current-mirror-biased pre-charged logic circuit
US4851716A (en) * 1988-06-09 1989-07-25 National Semiconductor Corporation Single plane dynamic decoder

Also Published As

Publication number Publication date
KR930005652B1 (ko) 1993-06-23
US5059825B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1992-11-10
EP0366489A2 (en) 1990-05-02
JPH02117212A (ja) 1990-05-01
KR900007188A (ko) 1990-05-09
DE68923343T2 (de) 1995-11-23
US5059825A (en) 1991-10-22
DE68923343D1 (de) 1995-08-10
EP0366489A3 (en) 1990-08-16
EP0366489B1 (en) 1995-07-05

Similar Documents

Publication Publication Date Title
KR930000970B1 (ko) 반도체 집적회로의 출력회로
KR20000070951A (ko) 고전압 ｃｍｏｓ 레벨 시프터
EP1274067B1 (en) Driver Circuit
JPH0720060B2 (ja) 出力回路装置
JPS62121990A (ja) 半導体集積回路
CN1988388A (zh) 电压选择电路
KR20040002722A (ko) 레벨 시프터, 반도체 집적 회로 및 정보 처리 시스템
JP2555165B2 (ja) ナンド回路
JPH05291929A (ja) 半導体回路
JP3099189B2 (ja) 高出力電圧生成用半導体回路
JPS62136914A (ja) シユミツトトリガ回路
JP3478996B2 (ja) 低振幅ドライバ回路及びこれを含む半導体装置
JP5375422B2 (ja) 半導体電子回路、発振回路およびフリップフロップ回路
JP2001102915A (ja) レベルシフト回路及びそれを用いた信号線駆動回路
JPS6358493B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JPH05120888A (ja) 半導体回路
JPH04317219A (ja) 出力回路
JP3002036B2 (ja) アナログ入力チャンネルの選択回路
JPH05113771A (ja) 液晶表示装置用のレベルシフタ回路
US6728160B1 (en) Path gate driver circuit
JP3055223B2 (ja) バッファ回路
JPS61292412A (ja) 出力回路
JP3299071B2 (ja) 出力バッファ回路
KR100424957B1 (ko) 반도체 집적회로 장치
JPH0682808B2 (ja) Ｍｏｓ型半導体集積回路装置

Legal Events

Date Code Title Description
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20080822

Year of fee payment: 12

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090822

Year of fee payment: 13

EXPY Cancellation because of completion of term
FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090822

Year of fee payment: 13