JP2021536680A5 - - Google Patents

Info

Publication number
JP2021536680A5
JP2021536680A5 JP2021512670A JP2021512670A JP2021536680A5 JP 2021536680 A5 JP2021536680 A5 JP 2021536680A5 JP 2021512670 A JP2021512670 A JP 2021512670A JP 2021512670 A JP2021512670 A JP 2021512670A JP 2021536680 A5 JP2021536680 A5 JP 2021536680A5
Authority
JP
Japan
Prior art keywords
semiconductor wafer
thin film
etching
deposited
vertical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2021512670A
Other languages
English (en)
Japanese (ja)
Other versions
JP2021536680A (ja
JP7232901B2 (ja
Filing date
Publication date
Priority claimed from US16/184,898 external-priority patent/US10796969B2/en
Application filed filed Critical
Publication of JP2021536680A publication Critical patent/JP2021536680A/ja
Publication of JP2021536680A5 publication Critical patent/JP2021536680A5/ja
Application granted granted Critical
Publication of JP7232901B2 publication Critical patent/JP7232901B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2021512670A 2018-09-07 2019-09-05 半導体ウェハフィーチャを製作するための方法 Active JP7232901B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201862728664P 2018-09-07 2018-09-07
US62/728,664 2018-09-07
US16/184,898 US10796969B2 (en) 2018-09-07 2018-11-08 System and method for fabricating semiconductor wafer features having controlled dimensions
US16/184,898 2018-11-08
PCT/US2019/049611 WO2020051258A1 (en) 2018-09-07 2019-09-05 System and method for fabricating semiconductor wafer features having controlled dimensions

Publications (3)

Publication Number Publication Date
JP2021536680A JP2021536680A (ja) 2021-12-27
JP2021536680A5 true JP2021536680A5 (https=) 2022-09-09
JP7232901B2 JP7232901B2 (ja) 2023-03-03

Family

ID=69720071

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2021512670A Active JP7232901B2 (ja) 2018-09-07 2019-09-05 半導体ウェハフィーチャを製作するための方法

Country Status (7)

Country Link
US (1) US10796969B2 (https=)
EP (1) EP3847688A4 (https=)
JP (1) JP7232901B2 (https=)
KR (1) KR102550487B1 (https=)
CN (1) CN112714947B (https=)
TW (1) TWI797351B (https=)
WO (1) WO2020051258A1 (https=)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US11385187B1 (en) 2020-03-19 2022-07-12 Kla Corporation Method of fabricating particle size standards on substrates

Family Cites Families (34)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6339000B1 (en) * 1998-09-25 2002-01-15 Conexant Systems, Inc. Method for fabricating interpoly dielectrics in non-volatile stacked-gate memory structures
JP2002118083A (ja) * 2000-10-05 2002-04-19 Hitachi Ltd 半導体集積回路装置の製造方法
US6602759B2 (en) * 2000-12-07 2003-08-05 International Business Machines Corporation Shallow trench isolation for thin silicon/silicon-on-insulator substrates by utilizing polysilicon
KR20020071063A (ko) * 2001-03-02 2002-09-12 삼성전자 주식회사 덴트 없는 트렌치 격리 구조 및 그 형성 방법
JP3597495B2 (ja) * 2001-08-31 2004-12-08 株式会社ルネサステクノロジ 半導体集積回路装置
US7291886B2 (en) 2004-06-21 2007-11-06 International Business Machines Corporation Hybrid substrate technology for high-mobility planar and multiple-gate MOSFETs
US7052921B1 (en) * 2004-09-03 2006-05-30 Advanced Micro Devices, Inc. System and method using in situ scatterometry to detect photoresist pattern integrity during the photolithography process
US8384148B2 (en) * 2004-12-22 2013-02-26 Micron Technology, Inc. Method of making a floating gate non-volatile MOS semiconductor memory device with improved capacitive coupling
US7008853B1 (en) 2005-02-25 2006-03-07 Infineon Technologies, Ag Method and system for fabricating free-standing nanostructures
US7396781B2 (en) 2005-06-09 2008-07-08 Micron Technology, Inc. Method and apparatus for adjusting feature size and position
US7638381B2 (en) 2005-10-07 2009-12-29 International Business Machines Corporation Methods for fabricating a semiconductor structure using a mandrel and semiconductor structures formed thereby
US7271063B2 (en) * 2005-10-13 2007-09-18 Elite Semiconductor Memory Technology, Inc. Method of forming FLASH cell array having reduced word line pitch
JP2007109966A (ja) * 2005-10-14 2007-04-26 Matsushita Electric Ind Co Ltd 半導体装置およびその製造方法
JP4638800B2 (ja) 2005-10-27 2011-02-23 株式会社日立ハイテクノロジーズ 走査電子顕微鏡装置における機差管理システムおよびその方法
US8129242B2 (en) * 2006-05-12 2012-03-06 Macronix International Co., Ltd. Method of manufacturing a memory device
JP4857090B2 (ja) 2006-11-27 2012-01-18 株式会社日立ハイテクノロジーズ 校正用標準部材およびその作製方法、並びに校正用標準部材を用いた走査電子顕微鏡
US8021563B2 (en) * 2007-03-23 2011-09-20 Alpha & Omega Semiconductor, Ltd Etch depth determination for SGT technology
US8126255B2 (en) 2007-09-20 2012-02-28 Kla-Tencor Corp. Systems and methods for creating persistent data for a wafer and for using persistent data for inspection-related functions
US7824983B2 (en) 2008-06-02 2010-11-02 Micron Technology, Inc. Methods of providing electrical isolation in semiconductor structures
US8853091B2 (en) * 2009-01-16 2014-10-07 Microchip Technology Incorporated Method for manufacturing a semiconductor die with multiple depth shallow trench isolation
KR101186043B1 (ko) 2009-06-22 2012-09-25 에스케이하이닉스 주식회사 반도체 소자 및 그 제조방법
US8232179B2 (en) * 2009-10-01 2012-07-31 International Business Machines Corporation Method to improve wet etch budget in FEOL integration
US8293625B2 (en) 2011-01-19 2012-10-23 International Business Machines Corporation Structure and method for hard mask removal on an SOI substrate without using CMP process
JP5862492B2 (ja) * 2012-07-09 2016-02-16 信越半導体株式会社 半導体ウェーハの評価方法及び製造方法
KR20140131681A (ko) 2013-05-06 2014-11-14 코닝정밀소재 주식회사 전력 소자용 기판, 그 제조방법 및 이를 포함하는 전력 소자
US9087869B2 (en) 2013-05-23 2015-07-21 International Business Machines Corporation Bulk semiconductor fins with self-aligned shallow trench isolation structures
US9293298B2 (en) 2013-12-23 2016-03-22 Kla-Tencor Corp. Defect discovery and inspection sensitivity optimization using automated classification of corresponding electron beam images
US9443731B1 (en) 2015-02-20 2016-09-13 Tokyo Electron Limited Material processing to achieve sub-10nm patterning
US20170059758A1 (en) * 2015-08-24 2017-03-02 Moxtek, Inc. Small-Pitch Wire Grid Polarizer
US10483109B2 (en) 2016-04-12 2019-11-19 Tokyo Electron Limited Self-aligned spacer formation
US10276674B2 (en) * 2016-06-28 2019-04-30 Globalfoundries Inc. Method of forming a gate contact structure and source/drain contact structure for a semiconductor device
EP3312882B1 (en) * 2016-10-20 2021-09-15 IMEC vzw A method of patterning a target layer
US10832908B2 (en) 2016-11-11 2020-11-10 Lam Research Corporation Self-aligned multi-patterning process flow with ALD gapfill spacer mask
US10431663B2 (en) * 2018-01-10 2019-10-01 Globalfoundries Inc. Method of forming integrated circuit with gate-all-around field effect transistor and the resulting structure

Similar Documents

Publication Publication Date Title
CN103155139B (zh) 制造三维结构存储元件的方法及装置
CN103155138B (zh) 制造三维结构存储元件的方法及装置
TWI600061B (zh) 半導體裝置處理工具及用於將基板型樣化的方法
KR102510610B1 (ko) Vnand 홀 에칭을 위한 도금된 금속 하드 마스크
TWI416592B (zh) 使用雙重圖案化形成半導體裝置之細微圖案之方法
TWI397974B (zh) 分離式字元線之製程
TW202013481A (zh) 3d nand蝕刻
JP2018517300A (ja) シャロートレンチアイソレーション構造(sti)を形成する方法
CN107579070A (zh) 一种3d nand存储器件的堆叠层及其制造方法
KR20090131821A (ko) 미세 패턴 형성 방법
JP2021536680A5 (https=)
CN107452642B (zh) 一种外延结构刻蚀率的检测方法
JP2015122501A (ja) エッチング方法
CN105206512B (zh) 改进多重图形化掩膜层的方法
TWI400769B (zh) 淺溝渠隔離方法
CN107785252B (zh) 双重图形化的方法
US11011601B2 (en) Narrow gap device with parallel releasing structure
CN112735947A (zh) 半导体结构及其形成方法
CN105244259A (zh) 一种多重图形化掩膜层的结构及制作方法
CN112768529B (zh) 一种半导体器件制备方法
JP2002164426A5 (https=)
CN108847387A (zh) 一种孔形成方法
JP2023515065A5 (https=)
JP2003229577A5 (https=)
US9773662B1 (en) Method for fabricating a fine structure