JP2015511427A - オンチップ粗遅延較正 - Google Patents

オンチップ粗遅延較正 Download PDF

Info

Publication number
JP2015511427A
JP2015511427A JP2014553393A JP2014553393A JP2015511427A JP 2015511427 A JP2015511427 A JP 2015511427A JP 2014553393 A JP2014553393 A JP 2014553393A JP 2014553393 A JP2014553393 A JP 2014553393A JP 2015511427 A JP2015511427 A JP 2015511427A
Authority
JP
Japan
Prior art keywords
delay line
chip
delay
power
calibration
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2014553393A
Other languages
English (en)
Japanese (ja)
Other versions
JP2015511427A5 (enExample
Inventor
チェン、ウィルソン・ジェイ．
タン、チュー−ガン
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of JP2015511427A publication Critical patent/JP2015511427A/ja
Publication of JP2015511427A5 publication Critical patent/JP2015511427A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Pulse Circuits (AREA)
JP2014553393A 2012-01-18 2013-01-17 オンチップ粗遅延較正 Pending JP2015511427A (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US201261587705P 2012-01-18 2012-01-18
US61/587,705 2012-01-18
US13/368,906 US8680908B2 (en) 2012-01-18 2012-02-08 On-chip coarse delay calibration
US13/368,906 2012-03-08
PCT/US2013/021836 WO2013109688A1 (en) 2012-01-18 2013-01-17 On-chip coarse delay calibration

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2018072371A Division JP2018152567A (ja) 2012-01-18 2018-04-04 オンチップ粗遅延較正

Publications (2)

Publication Number Publication Date
JP2015511427A true JP2015511427A (ja) 2015-04-16
JP2015511427A5 JP2015511427A5 (enExample) 2016-02-12

Family

ID=48779550

Family Applications (2)

Application Number Title Priority Date Filing Date
JP2014553393A Pending JP2015511427A (ja) 2012-01-18 2013-01-17 オンチップ粗遅延較正
JP2018072371A Pending JP2018152567A (ja) 2012-01-18 2018-04-04 オンチップ粗遅延較正

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2018072371A Pending JP2018152567A (ja) 2012-01-18 2018-04-04 オンチップ粗遅延較正

Country Status (6)

Country Link
US (1) US8680908B2 (enExample)
EP (1) EP2805416A1 (enExample)
JP (2) JP2015511427A (enExample)
KR (1) KR20140123956A (enExample)
CN (1) CN104054263B (enExample)
WO (1) WO2013109688A1 (enExample)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20140266290A1 (en) * 2013-03-14 2014-09-18 Bhavin Odedara Process detection circuit
CN104378088B (zh) * 2013-08-15 2017-06-09 瑞昱半导体股份有限公司 延迟时间差检测及调整装置与方法
US9503090B2 (en) 2014-08-19 2016-11-22 International Business Machines Corporation High speed level translator

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05199088A (ja) * 1991-02-25 1993-08-06 Toshiba Corp 遅延回路
JP2007110686A (ja) * 2005-09-14 2007-04-26 Advantest Corp デジタル回路、半導体デバイス及びクロック調整方法
WO2011122365A1 (ja) * 2010-03-29 2011-10-06 日本電気株式会社 半導体集積回路の経年劣化診断回路および経年劣化診断方法

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5796682A (en) * 1995-10-30 1998-08-18 Motorola, Inc. Method for measuring time and structure therefor
US6166821A (en) * 1998-10-02 2000-12-26 Electronics For Imaging, Inc. Self calibrating pulse width modulator for use in electrostatic printing applications
US7595686B2 (en) 2001-11-09 2009-09-29 The Regents Of The University Of Colorado Digital controller for high-frequency switching power supplies
US7315270B2 (en) 2005-03-04 2008-01-01 The Regents Of The University Of Colorado Differential delay-line analog-to-digital converter
CN1862273B (zh) * 2006-01-09 2010-04-21 北京大学深圳研究生院 一种测试时钟信号抖动的片上系统
US7750706B1 (en) * 2006-07-21 2010-07-06 Marvell International Ltd. Circuits, architectures, apparatuses, systems, and methods for low voltage clock delay generation
JP4271244B2 (ja) 2007-03-26 2009-06-03 株式会社半導体理工学研究センター アナログ・デジタル（ａｄ）変換器及びアナログ・デジタル変換方法
JP2011169594A (ja) * 2008-06-13 2011-09-01 Advantest Corp マルチストローブ回路およびそのキャリブレーション方法および試験装置
US8228106B2 (en) * 2010-01-29 2012-07-24 Intel Mobile Communications GmbH On-chip self calibrating delay monitoring circuitry

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05199088A (ja) * 1991-02-25 1993-08-06 Toshiba Corp 遅延回路
JP2007110686A (ja) * 2005-09-14 2007-04-26 Advantest Corp デジタル回路、半導体デバイス及びクロック調整方法
WO2011122365A1 (ja) * 2010-03-29 2011-10-06 日本電気株式会社 半導体集積回路の経年劣化診断回路および経年劣化診断方法

Also Published As

Publication number Publication date
US20130181759A1 (en) 2013-07-18
JP2018152567A (ja) 2018-09-27
US8680908B2 (en) 2014-03-25
KR20140123956A (ko) 2014-10-23
WO2013109688A1 (en) 2013-07-25
CN104054263A (zh) 2014-09-17
EP2805416A1 (en) 2014-11-26
CN104054263B (zh) 2017-02-22

Similar Documents

Publication Publication Date Title
JP5199458B2 (ja) クロック・ゲーティング・システム及び方法
CN104769718B (zh) 共享扩散标准单元架构
JP5745029B2 (ja) 測定された動作特性に基づいてクロック信号を調整するための回路、システムおよび方法
JP6096991B2 (ja) 感知遅延が低減され感知マージンが改善されたｓｒａｍリードバッファ
JP5319012B2 (ja) 発振器におけるフリッカー雑音消去
US20140025325A1 (en) Voltage Level-Shifting
JP2012531005A (ja) 分割経路検知回路
US10529388B2 (en) Current-mode sense amplifier
US20110241741A1 (en) System and method to control a power on reset signal
CN102301423A (zh) 脉冲产生系统及方法
CN102834827A (zh) 将时钟信号提供到电荷泵的方法及设备
JP2018152567A (ja) オンチップ粗遅延較正
JP6069575B2 (ja) メモリアレイの動作電圧を調整するためのシステムおよび方法
JP5808858B2 (ja) 検知回路
TW200535845A (en) Standby mode sram design for power reduction
CN104541330B (zh) 使用脉冲锁存器及阻挡门来执行扫描测试的系统和方法
US20130187692A1 (en) Transition time lock loop with reference on request
US8633738B2 (en) Slew-rate limited output driver with output-load sensing feedback loop
JPWO2009139101A1 (ja) 電子機器システム、および半導体集積回路のコントローラ
TWI747683B (zh) 記憶體系統、操作記憶體元件的方法及電子元件
JP2009187325A (ja) 半導体集積回路の設計方法および設計支援装置
KR100863022B1 (ko) 반도체 집적회로의 스큐 정보 생성장치
JP2015228440A (ja) 半導体装置

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140917

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20151218

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20151218

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20160527

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20160628

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20160927

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20170307

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20171205

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20180404

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20180412

A912 Re-examination (zenchi) completed and case transferred to appeal board

Free format text: JAPANESE INTERMEDIATE CODE: A912

Effective date: 20180629