JP2014195091A - 多結晶シリコン・ゲート上のサリサイドの抵抗を改善するための方法およびデバイス - Google Patents
多結晶シリコン・ゲート上のサリサイドの抵抗を改善するための方法およびデバイス Download PDFInfo
- Publication number
- JP2014195091A JP2014195091A JP2014095009A JP2014095009A JP2014195091A JP 2014195091 A JP2014195091 A JP 2014195091A JP 2014095009 A JP2014095009 A JP 2014095009A JP 2014095009 A JP2014095009 A JP 2014095009A JP 2014195091 A JP2014195091 A JP 2014195091A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- spacer
- gate
- thin
- gate electrode
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 title abstract description 6
- 229910052710 silicon Inorganic materials 0.000 title abstract description 6
- 239000010703 silicon Substances 0.000 title abstract description 6
- 238000000034 method Methods 0.000 title description 33
- 125000006850 spacer group Chemical group 0.000 claims abstract description 258
- 239000000758 substrate Substances 0.000 claims abstract description 43
- 229910021420 polycrystalline silicon Inorganic materials 0.000 claims abstract description 15
- 150000004767 nitrides Chemical group 0.000 claims description 36
- RTAQQCXQSZGOHL-UHFFFAOYSA-N Titanium Chemical group [Ti] RTAQQCXQSZGOHL-UHFFFAOYSA-N 0.000 claims description 25
- 239000010936 titanium Substances 0.000 claims description 25
- 229910052719 titanium Inorganic materials 0.000 claims description 25
- PXHVJJICTQNCMI-UHFFFAOYSA-N Nickel Chemical compound [Ni] PXHVJJICTQNCMI-UHFFFAOYSA-N 0.000 claims description 22
- BASFCYQUMIYNBI-UHFFFAOYSA-N platinum Chemical compound [Pt] BASFCYQUMIYNBI-UHFFFAOYSA-N 0.000 claims description 22
- 229910017052 cobalt Inorganic materials 0.000 claims description 11
- 239000010941 cobalt Substances 0.000 claims description 11
- GUTLYIVDDKVIGB-UHFFFAOYSA-N cobalt atom Chemical compound [Co] GUTLYIVDDKVIGB-UHFFFAOYSA-N 0.000 claims description 11
- 229910052759 nickel Inorganic materials 0.000 claims description 11
- 229910052697 platinum Inorganic materials 0.000 claims description 11
- 229910052715 tantalum Inorganic materials 0.000 claims description 11
- GUVRBAGPIYLISA-UHFFFAOYSA-N tantalum atom Chemical compound [Ta] GUVRBAGPIYLISA-UHFFFAOYSA-N 0.000 claims description 11
- 229910008484 TiSi Inorganic materials 0.000 claims 1
- 239000010410 layer Substances 0.000 description 371
- 238000005530 etching Methods 0.000 description 64
- 239000000376 reactant Substances 0.000 description 31
- 238000001312 dry etching Methods 0.000 description 20
- 238000000151 deposition Methods 0.000 description 19
- 238000000137 annealing Methods 0.000 description 16
- 230000008569 process Effects 0.000 description 15
- 229910021332 silicide Inorganic materials 0.000 description 15
- FVBUAEGBCNSCDD-UHFFFAOYSA-N silicide(4-) Chemical compound [Si-4] FVBUAEGBCNSCDD-UHFFFAOYSA-N 0.000 description 13
- 238000001039 wet etching Methods 0.000 description 11
- 230000015572 biosynthetic process Effects 0.000 description 10
- 229910052751 metal Inorganic materials 0.000 description 10
- 239000002184 metal Substances 0.000 description 10
- 239000011241 protective layer Substances 0.000 description 10
- 239000004065 semiconductor Substances 0.000 description 10
- 238000001020 plasma etching Methods 0.000 description 9
- 238000005229 chemical vapour deposition Methods 0.000 description 5
- 230000008021 deposition Effects 0.000 description 5
- 238000005566 electron beam evaporation Methods 0.000 description 5
- 150000002739 metals Chemical class 0.000 description 5
- 239000012299 nitrogen atmosphere Substances 0.000 description 5
- 238000004151 rapid thermal annealing Methods 0.000 description 5
- 238000004544 sputter deposition Methods 0.000 description 5
- 239000000126 substance Substances 0.000 description 5
- 238000004519 manufacturing process Methods 0.000 description 4
- 230000006911 nucleation Effects 0.000 description 4
- 238000010899 nucleation Methods 0.000 description 4
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 2
- 230000007423 decrease Effects 0.000 description 2
- 239000002019 doping agent Substances 0.000 description 2
- 238000002513 implantation Methods 0.000 description 2
- 230000009467 reduction Effects 0.000 description 2
- 229910004298 SiO 2 Inorganic materials 0.000 description 1
- 239000012298 atmosphere Substances 0.000 description 1
- QVGXLLKOCUKJST-UHFFFAOYSA-N atomic oxygen Chemical compound [O] QVGXLLKOCUKJST-UHFFFAOYSA-N 0.000 description 1
- 230000004888 barrier function Effects 0.000 description 1
- 238000005452 bending Methods 0.000 description 1
- 230000002950 deficient Effects 0.000 description 1
- 230000001627 detrimental effect Effects 0.000 description 1
- 238000009792 diffusion process Methods 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 239000000463 material Substances 0.000 description 1
- 230000007246 mechanism Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 239000001301 oxygen Substances 0.000 description 1
- 229910052760 oxygen Inorganic materials 0.000 description 1
- 229920005591 polysilicon Polymers 0.000 description 1
- 235000012239 silicon dioxide Nutrition 0.000 description 1
- 239000000377 silicon dioxide Substances 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/665—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using self aligned silicidation, i.e. salicide
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
- H01L21/28008—Making conductor-insulator-semiconductor electrodes
- H01L21/28017—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon
- H01L21/28026—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor
- H01L21/28035—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities
- H01L21/28044—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer
- H01L21/28052—Making conductor-insulator-semiconductor electrodes the insulator being formed after the semiconductor body, the semiconductor being silicon characterised by the conductor the final conductor layer next to the insulator being silicon, e.g. polysilicon, with or without impurities the conductor comprising at least another non-silicon conductive layer the conductor comprising a silicide layer formed by the silicidation reaction of silicon with a metal layer
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
- H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
- H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
- H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
- H01L21/8232—Field-effect technology
- H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
- H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
- H01L21/82345—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different gate conductor materials or different gate conductor implants, e.g. dual gate structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/40—Electrodes ; Multistep manufacturing processes therefor
- H01L29/43—Electrodes ; Multistep manufacturing processes therefor characterised by the materials of which they are formed
- H01L29/49—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET
- H01L29/4916—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen
- H01L29/4925—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement
- H01L29/4933—Metal-insulator-semiconductor electrodes, e.g. gates of MOSFET the conductor material next to the insulator being a silicon layer, e.g. polysilicon doped with boron, phosphorus or nitrogen with a multiple layer structure, e.g. several silicon layers with different crystal structure or grain arrangement with a silicide layer contacting the silicon layer, e.g. Polycide gate
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/66007—Multistep manufacturing processes
- H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
- H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
- H01L29/66409—Unipolar field-effect transistors
- H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
- H01L29/66568—Lateral single gate silicon transistors
- H01L29/66575—Lateral single gate silicon transistors where the source and drain or source and drain extensions are self-aligned to the sides of the gate
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
- Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y10S257/00—Active solid-state devices, e.g. transistors, solid-state diodes
- Y10S257/90—MOSFET type gate sidewall insulating spacer
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Ceramic Engineering (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Chemical Kinetics & Catalysis (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Electrodes Of Semiconductors (AREA)
Abstract
【解決手段】ゲート電極は、基板上に配置される多結晶シリコンのゲート層と、ゲート層の両側に隣接して配置する第1のスペーサと第1のスペーサに隣接して配置した第2のスペーサと、ゲート層上に配置された導電層260とを含む。第1のスペーサと第2のスペーサは、それらの全体の高さに沿って相互に平行である側壁を有し、ゲート層と第1のスペーサと第2のスペーサは同じ高さを有し、導電層は第1のスペーサ上を横方向に延在するが、ゲート層の側壁と第2のスペーサ上には延在しない。
【選択図】図2(h)
Description
本発明は、半導体デバイスの分野に関する。より詳細には、本発明は、ゲート電極上の抵抗を改善するための方法およびデバイスに関する。具体的には、本発明は、多結晶シリコン・ゲート上のサリサイドの抵抗を改善するための方法およびデバイスに関する。
トランジスタは、半導体回路において電流の流れを制御するために一般的に使用されている。例えば、トランジスタをスイッチング機構として使用して、あるしきい値電圧に達したときに回路内のソースとドレイン領域との間に電流を流すことができる。一般にトランジスタは、加えられた電圧に基づいてトランジスタ内に電流を流し、または電流が流れないようにするゲート電極を含む。
このため、導電層160の抵抗が増大する。導電層の抵抗の増大は、半導体回路の品質に直接影響を与える。回路は非効率的になり、回路故障またはデバイス故障が生じる可能性がある。
本発明は、ゲート電極幅が0.20μmより狭い場合のポリサイドの抵抗を改善する方法およびデバイスを提供する。本発明はいくつかの実施態様を提供し、その一実施態様について以下に述べる。
本発明は、幅が0.20μm未満のゲート電極上のポリサイドの抵抗を改善する方法およびデバイスを提供する。本発明のいくつかの実施形態に関する以下の記述では、本発明の完全な理解をもたらすために、非常に数多くの詳細が述べられている。本発明はそのような具体的な詳細なしで実施できることが、当業者に理解されよう。その他の例では、本発明の対象を不明瞭にしないため、周知の構造および技法については詳細に述べていない。本発明の構造は、様々な技法によって形成できることが、当業者に理解されよう。
一実施形態では、アニールは、窒素雰囲気中で急速熱アニール・プロセスを使用して行うことができる。一実施形態では、追加のアニールを行って導電層360の抵抗を低下させることができる。このとき導電層360は、ゲート層320のエッジを超えて延びでることができ、制約を受けずかつ応力を受けないことに留意されたい。
これらの構造は、当技術分野で周知の従来のデポジッションおよびエッチング技法を使用して形成される。
等方性エッチングの例は、ドライ・エッチング、ウェット・エッチング、またはケミカル・バス・エッチングである。
その他の実施形態では、スペーサが部分的にリセス形成され、曲がることによって応力が消失する薄いスペーサ壁が提供される。その他の実施形態では、リセス形成され、部分的にリセス形成された二重のスペーサ・スタックも、導電層に加えられた応力を消失させまたは除去する。本発明のいくつかの実施形態によってこのように応力が減少することで、抵抗が改善される。また、いくつかの実施形態では、ゲート層の側壁を露出させて表面積をより大きくすることができる。これは、核化部位を増加させることによって、導電層を形成する際の助けをする。導電層の形成を助けることによって、歩留りが増加する。
Claims (11)
- 基板上に配置されるゲート層と、
前記ゲート層の両側に隣接して配置される第1のスペーサと、
前記第1のスペーサに隣接して配置される第2のスペーサと、
前記ゲート層上に配置される導電層とを含むゲート電極であって、
前記第1のスペーサと前記第2のスペーサは、それらの全体の高さに沿って相互に平行である側壁を有し、
前記ゲート層と前記第1のスペーサと前記第2のスペーサは、同じ高さを有し、
前記導電層は、前記第1のスペーサ上を横方向に延在するが、前記ゲート層の側壁と前記第2のスペーサ上には延在しない、前記ゲート電極。 - ゲート層は、多結晶シリコンである請求項1に記載のゲート電極。
- 導電層は、ポリサイドである請求項2に記載のゲート電極。
- ポリサイドは、チタンサリサイド(TiSi2)である請求項3に記載のゲート電極。
- 前記第1のスペーサは、酸化物である請求項1に記載のゲート電極。
- 前記第2のスペーサは、窒化物である請求項1に記載のゲート電極。
- 前記第1のスペーサは、少なくとも前記第2のスペーサと同じ高さである請求項1に記載のゲート電極。
- 前記第2のスペーサは、少なくとも前記第1のスペーサの2倍の厚さである請求項1に記載のゲート電極。
- 前記第2のスペーサは、300から2000オングストロームの厚さである請求項8に記載のゲート電極。
- 前記第2のスペーサは、少なくとも800オングストロームの厚さである請求項9に記載のゲート電極。
- 基板上に配置される絶縁層と、
前記絶縁層上に配置されるゲート層と、
前記ゲート層上に配置される導電層と、
前記ゲート層の両側に隣接して配置される第1のスペーサと、
前記第1のスペーサに隣接して配置される第2のスペーサと、を含むゲート電極であって、
前記ゲート層は、均一な厚さを有し、
前記導電層は、コバルト、タンタル、白金、およびニッケルのうち少なくとも1つを含むポリサイドであり、かつ、前記ゲート層のエッジを超えて延びることができ、
前記第1のスペーサは、前記導電層と前記第2のスペーサとの間に開放スペースを作るようにリセス形成される、前記ゲート電極。
Applications Claiming Priority (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US09/191,729 | 1998-11-13 | ||
US09/191,729 US6235598B1 (en) | 1998-11-13 | 1998-11-13 | Method of using thick first spacers to improve salicide resistance on polysilicon gates |
US09/276,477 US6188117B1 (en) | 1998-11-13 | 1999-03-25 | Method and device for improved salicide resistance on polysilicon gates |
US09/276,477 | 1999-03-25 |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2010239690A Division JP5576239B2 (ja) | 1998-11-13 | 2010-10-26 | 多結晶シリコン・ゲート上のサリサイドの抵抗を改善するための方法およびデバイス |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2014195091A true JP2014195091A (ja) | 2014-10-09 |
JP5902748B2 JP5902748B2 (ja) | 2016-04-13 |
Family
ID=22706710
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2010239690A Expired - Lifetime JP5576239B2 (ja) | 1998-11-13 | 2010-10-26 | 多結晶シリコン・ゲート上のサリサイドの抵抗を改善するための方法およびデバイス |
JP2014095009A Expired - Lifetime JP5902748B2 (ja) | 1998-11-13 | 2014-05-02 | 多結晶シリコン・ゲート上のサリサイドの抵抗を改善するための方法およびデバイス |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2010239690A Expired - Lifetime JP5576239B2 (ja) | 1998-11-13 | 2010-10-26 | 多結晶シリコン・ゲート上のサリサイドの抵抗を改善するための方法およびデバイス |
Country Status (3)
Country | Link |
---|---|
US (10) | US6235598B1 (ja) |
JP (2) | JP5576239B2 (ja) |
KR (1) | KR100522125B1 (ja) |
Families Citing this family (113)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6235598B1 (en) * | 1998-11-13 | 2001-05-22 | Intel Corporation | Method of using thick first spacers to improve salicide resistance on polysilicon gates |
US6190961B1 (en) * | 1999-09-22 | 2001-02-20 | International Business Machines Corporation | Fabricating a square spacer |
US6492275B2 (en) | 2000-01-21 | 2002-12-10 | Advanced Micro Devices, Inc. | Control of transistor performance through adjustment of spacer oxide profile with a wet etch |
US6348379B1 (en) | 2000-02-11 | 2002-02-19 | Advanced Micro Devices, Inc. | Method of forming self-aligned contacts using consumable spacers |
US6406986B1 (en) * | 2000-06-26 | 2002-06-18 | Advanced Micro Devices, Inc. | Fabrication of a wide metal silicide on a narrow polysilicon gate structure |
US6548403B1 (en) * | 2000-10-05 | 2003-04-15 | Advanced Micro Devices, Inc. | Silicon oxide liner for reduced nickel silicide bridging |
US6312998B1 (en) * | 2000-10-16 | 2001-11-06 | Advanced Micro Devices, Inc. | Field effect transistor with spacers that are removable with preservation of the gate dielectric |
US6455389B1 (en) * | 2001-06-01 | 2002-09-24 | Kuo-Tai Huang | Method for preventing a by-product ion moving from a spacer |
KR100396895B1 (ko) * | 2001-08-02 | 2003-09-02 | 삼성전자주식회사 | L자형 스페이서를 채용한 반도체 소자의 제조 방법 |
US7091137B2 (en) * | 2001-12-14 | 2006-08-15 | Applied Materials | Bi-layer approach for a hermetic low dielectric constant layer for barrier applications |
US6838393B2 (en) * | 2001-12-14 | 2005-01-04 | Applied Materials, Inc. | Method for producing semiconductor including forming a layer containing at least silicon carbide and forming a second layer containing at least silicon oxygen carbide |
JP2003243542A (ja) * | 2002-02-15 | 2003-08-29 | Seiko Epson Corp | 不揮発性記憶装置の製造方法 |
US7146984B2 (en) * | 2002-04-08 | 2006-12-12 | Synecor, Llc | Method and apparatus for modifying the exit orifice of a satiation pouch |
DE10240106A1 (de) * | 2002-08-30 | 2004-03-11 | Infineon Technologies Ag | Ausbildung einer elektrischen Verbindung zwischen Strkturen in einem Halbleitersubstrat |
US6831008B2 (en) * | 2002-09-30 | 2004-12-14 | Texas Instruments Incorporated | Nickel silicide—silicon nitride adhesion through surface passivation |
US7749563B2 (en) * | 2002-10-07 | 2010-07-06 | Applied Materials, Inc. | Two-layer film for next generation damascene barrier application with good oxidation resistance |
US7160813B1 (en) * | 2002-11-12 | 2007-01-09 | Novellus Systems, Inc. | Etch back process approach in dual source plasma reactors |
US7388259B2 (en) * | 2002-11-25 | 2008-06-17 | International Business Machines Corporation | Strained finFET CMOS device structures |
US6841826B2 (en) * | 2003-01-15 | 2005-01-11 | International Business Machines Corporation | Low-GIDL MOSFET structure and method for fabrication |
US6884712B2 (en) * | 2003-02-07 | 2005-04-26 | Chartered Semiconductor Manufacturing, Ltd. | Method of manufacturing semiconductor local interconnect and contact |
US6887798B2 (en) * | 2003-05-30 | 2005-05-03 | International Business Machines Corporation | STI stress modification by nitrogen plasma treatment for improving performance in small width devices |
US7329923B2 (en) * | 2003-06-17 | 2008-02-12 | International Business Machines Corporation | High-performance CMOS devices on hybrid crystal oriented substrates |
US7279746B2 (en) * | 2003-06-30 | 2007-10-09 | International Business Machines Corporation | High performance CMOS device structures and method of manufacture |
US6975006B2 (en) * | 2003-07-25 | 2005-12-13 | Taiwan Semiconductor Manufacturing Company | Semiconductor device with modified channel compressive stress |
US7410846B2 (en) * | 2003-09-09 | 2008-08-12 | International Business Machines Corporation | Method for reduced N+ diffusion in strained Si on SiGe substrate |
US6890808B2 (en) * | 2003-09-10 | 2005-05-10 | International Business Machines Corporation | Method and structure for improved MOSFETs using poly/silicide gate height control |
US6887751B2 (en) | 2003-09-12 | 2005-05-03 | International Business Machines Corporation | MOSFET performance improvement using deformation in SOI structure |
US7170126B2 (en) * | 2003-09-16 | 2007-01-30 | International Business Machines Corporation | Structure of vertical strained silicon devices |
US6869866B1 (en) | 2003-09-22 | 2005-03-22 | International Business Machines Corporation | Silicide proximity structures for CMOS device performance improvements |
US6872641B1 (en) * | 2003-09-23 | 2005-03-29 | International Business Machines Corporation | Strained silicon on relaxed sige film with uniform misfit dislocation density |
US7144767B2 (en) * | 2003-09-23 | 2006-12-05 | International Business Machines Corporation | NFETs using gate induced stress modulation |
US7119403B2 (en) * | 2003-10-16 | 2006-10-10 | International Business Machines Corporation | High performance strained CMOS devices |
US7303949B2 (en) * | 2003-10-20 | 2007-12-04 | International Business Machines Corporation | High performance stress-enhanced MOSFETs using Si:C and SiGe epitaxial source/drain and method of manufacture |
US7037770B2 (en) * | 2003-10-20 | 2006-05-02 | International Business Machines Corporation | Method of manufacturing strained dislocation-free channels for CMOS |
US7129126B2 (en) * | 2003-11-05 | 2006-10-31 | International Business Machines Corporation | Method and structure for forming strained Si for CMOS devices |
US7015082B2 (en) * | 2003-11-06 | 2006-03-21 | International Business Machines Corporation | High mobility CMOS circuits |
US7029964B2 (en) * | 2003-11-13 | 2006-04-18 | International Business Machines Corporation | Method of manufacturing a strained silicon on a SiGe on SOI substrate |
US7122849B2 (en) * | 2003-11-14 | 2006-10-17 | International Business Machines Corporation | Stressed semiconductor device structures having granular semiconductor material |
US7247534B2 (en) | 2003-11-19 | 2007-07-24 | International Business Machines Corporation | Silicon device on Si:C-OI and SGOI and method of manufacture |
US7235848B2 (en) * | 2003-12-09 | 2007-06-26 | Applied Intellectual Properties Co., Ltd. | Nonvolatile memory with spacer trapping structure |
US7198995B2 (en) * | 2003-12-12 | 2007-04-03 | International Business Machines Corporation | Strained finFETs and method of manufacture |
US7247912B2 (en) * | 2004-01-05 | 2007-07-24 | International Business Machines Corporation | Structures and methods for making strained MOSFETs |
US7202132B2 (en) | 2004-01-16 | 2007-04-10 | International Business Machines Corporation | Protecting silicon germanium sidewall with silicon for strained silicon/silicon germanium MOSFETs |
US7381609B2 (en) | 2004-01-16 | 2008-06-03 | International Business Machines Corporation | Method and structure for controlling stress in a transistor channel |
US7118999B2 (en) | 2004-01-16 | 2006-10-10 | International Business Machines Corporation | Method and apparatus to increase strain effect in a transistor channel |
US7923782B2 (en) | 2004-02-27 | 2011-04-12 | International Business Machines Corporation | Hybrid SOI/bulk semiconductor transistors |
US7205206B2 (en) * | 2004-03-03 | 2007-04-17 | International Business Machines Corporation | Method of fabricating mobility enhanced CMOS devices |
US7504693B2 (en) * | 2004-04-23 | 2009-03-17 | International Business Machines Corporation | Dislocation free stressed channels in bulk silicon and SOI CMOS devices by gate stress engineering |
US7033879B2 (en) * | 2004-04-29 | 2006-04-25 | Texas Instruments Incorporated | Semiconductor device having optimized shallow junction geometries and method for fabrication thereof |
US7223994B2 (en) * | 2004-06-03 | 2007-05-29 | International Business Machines Corporation | Strained Si on multiple materials for bulk or SOI substrates |
US7037794B2 (en) * | 2004-06-09 | 2006-05-02 | International Business Machines Corporation | Raised STI process for multiple gate ox and sidewall protection on strained Si/SGOI structure with elevated source/drain |
US7227205B2 (en) * | 2004-06-24 | 2007-06-05 | International Business Machines Corporation | Strained-silicon CMOS device and method |
TWI463526B (zh) * | 2004-06-24 | 2014-12-01 | Ibm | 改良具應力矽之cmos元件的方法及以該方法製備而成的元件 |
US7288443B2 (en) * | 2004-06-29 | 2007-10-30 | International Business Machines Corporation | Structures and methods for manufacturing p-type MOSFET with graded embedded silicon-germanium source-drain and/or extension |
US7229041B2 (en) * | 2004-06-30 | 2007-06-12 | Ohio Central Steel Company | Lifting lid crusher |
US7217949B2 (en) | 2004-07-01 | 2007-05-15 | International Business Machines Corporation | Strained Si MOSFET on tensile-strained SiGe-on-insulator (SGOI) |
US6991998B2 (en) * | 2004-07-02 | 2006-01-31 | International Business Machines Corporation | Ultra-thin, high quality strained silicon-on-insulator formed by elastic strain transfer |
US7384829B2 (en) | 2004-07-23 | 2008-06-10 | International Business Machines Corporation | Patterned strained semiconductor substrate and device |
US7193254B2 (en) * | 2004-11-30 | 2007-03-20 | International Business Machines Corporation | Structure and method of applying stresses to PFET and NFET transistor channels for improved performance |
US7238565B2 (en) | 2004-12-08 | 2007-07-03 | International Business Machines Corporation | Methodology for recovery of hot carrier induced degradation in bipolar devices |
US7262087B2 (en) * | 2004-12-14 | 2007-08-28 | International Business Machines Corporation | Dual stressed SOI substrates |
US7173312B2 (en) * | 2004-12-15 | 2007-02-06 | International Business Machines Corporation | Structure and method to generate local mechanical gate stress for MOSFET channel mobility modification |
US7274084B2 (en) * | 2005-01-12 | 2007-09-25 | International Business Machines Corporation | Enhanced PFET using shear stress |
US20060160317A1 (en) * | 2005-01-18 | 2006-07-20 | International Business Machines Corporation | Structure and method to enhance stress in a channel of cmos devices using a thin gate |
US7432553B2 (en) * | 2005-01-19 | 2008-10-07 | International Business Machines Corporation | Structure and method to optimize strain in CMOSFETs |
US7220626B2 (en) * | 2005-01-28 | 2007-05-22 | International Business Machines Corporation | Structure and method for manufacturing planar strained Si/SiGe substrate with multiple orientations and different stress levels |
US7256081B2 (en) * | 2005-02-01 | 2007-08-14 | International Business Machines Corporation | Structure and method to induce strain in a semiconductor device channel with stressed film under the gate |
US7224033B2 (en) | 2005-02-15 | 2007-05-29 | International Business Machines Corporation | Structure and method for manufacturing strained FINFET |
US7179715B2 (en) * | 2005-03-22 | 2007-02-20 | Taiwan Semiconductor Manufacturing Co., Ltd. | Method for controlling spacer oxide loss |
US7545004B2 (en) * | 2005-04-12 | 2009-06-09 | International Business Machines Corporation | Method and structure for forming strained devices |
US7470943B2 (en) * | 2005-08-22 | 2008-12-30 | International Business Machines Corporation | High performance MOSFET comprising a stressed gate metal silicide layer and method of fabricating the same |
US7544577B2 (en) * | 2005-08-26 | 2009-06-09 | International Business Machines Corporation | Mobility enhancement in SiGe heterojunction bipolar transistors |
US7202513B1 (en) * | 2005-09-29 | 2007-04-10 | International Business Machines Corporation | Stress engineering using dual pad nitride with selective SOI device architecture |
US20070096170A1 (en) * | 2005-11-02 | 2007-05-03 | International Business Machines Corporation | Low modulus spacers for channel stress enhancement |
US20070099360A1 (en) * | 2005-11-03 | 2007-05-03 | International Business Machines Corporation | Integrated circuits having strained channel field effect transistors and methods of making |
US7655511B2 (en) * | 2005-11-03 | 2010-02-02 | International Business Machines Corporation | Gate electrode stress control for finFET performance enhancement |
US7785950B2 (en) * | 2005-11-10 | 2010-08-31 | International Business Machines Corporation | Dual stress memory technique method and related structure |
US7709317B2 (en) * | 2005-11-14 | 2010-05-04 | International Business Machines Corporation | Method to increase strain enhancement with spacerless FET and dual liner process |
US7348638B2 (en) * | 2005-11-14 | 2008-03-25 | International Business Machines Corporation | Rotational shear stress for charge carrier mobility modification |
US7564081B2 (en) | 2005-11-30 | 2009-07-21 | International Business Machines Corporation | finFET structure with multiply stressed gate electrode |
US7863197B2 (en) | 2006-01-09 | 2011-01-04 | International Business Machines Corporation | Method of forming a cross-section hourglass shaped channel region for charge carrier mobility modification |
US7776695B2 (en) * | 2006-01-09 | 2010-08-17 | International Business Machines Corporation | Semiconductor device structure having low and high performance devices of same conductive type on same substrate |
US7635620B2 (en) * | 2006-01-10 | 2009-12-22 | International Business Machines Corporation | Semiconductor device structure having enhanced performance FET device |
US20070158743A1 (en) * | 2006-01-11 | 2007-07-12 | International Business Machines Corporation | Thin silicon single diffusion field effect transistor for enhanced drive performance with stress film liners |
US7473593B2 (en) | 2006-01-11 | 2009-01-06 | International Business Machines Corporation | Semiconductor transistors with expanded top portions of gates |
US7691698B2 (en) | 2006-02-21 | 2010-04-06 | International Business Machines Corporation | Pseudomorphic Si/SiGe/Si body device with embedded SiGe source/drain |
US20070197011A1 (en) * | 2006-02-22 | 2007-08-23 | Freescale Semiconductor Inc. | Method for improving self-aligned silicide extendibility with spacer recess using a stand-alone recess etch integration |
JP5076119B2 (ja) * | 2006-02-22 | 2012-11-21 | 富士通セミコンダクター株式会社 | 半導体装置及びその製造方法 |
US8461009B2 (en) * | 2006-02-28 | 2013-06-11 | International Business Machines Corporation | Spacer and process to enhance the strain in the channel with stress liner |
US20070224808A1 (en) * | 2006-03-23 | 2007-09-27 | Taiwan Semiconductor Manufacturing Company, Ltd. | Silicided gates for CMOS devices |
US7521307B2 (en) * | 2006-04-28 | 2009-04-21 | International Business Machines Corporation | CMOS structures and methods using self-aligned dual stressed layers |
US7615418B2 (en) * | 2006-04-28 | 2009-11-10 | International Business Machines Corporation | High performance stress-enhance MOSFET and method of manufacture |
US7608489B2 (en) * | 2006-04-28 | 2009-10-27 | International Business Machines Corporation | High performance stress-enhance MOSFET and method of manufacture |
US8853746B2 (en) * | 2006-06-29 | 2014-10-07 | International Business Machines Corporation | CMOS devices with stressed channel regions, and methods for fabricating the same |
US7790540B2 (en) | 2006-08-25 | 2010-09-07 | International Business Machines Corporation | Structure and method to use low k stress liner to reduce parasitic capacitance |
US7462522B2 (en) * | 2006-08-30 | 2008-12-09 | International Business Machines Corporation | Method and structure for improving device performance variation in dual stress liner technology |
US8754446B2 (en) * | 2006-08-30 | 2014-06-17 | International Business Machines Corporation | Semiconductor structure having undercut-gate-oxide gate stack enclosed by protective barrier material |
US8115254B2 (en) | 2007-09-25 | 2012-02-14 | International Business Machines Corporation | Semiconductor-on-insulator structures including a trench containing an insulator stressor plug and method of fabricating same |
US8492846B2 (en) * | 2007-11-15 | 2013-07-23 | International Business Machines Corporation | Stress-generating shallow trench isolation structure having dual composition |
WO2009086446A1 (en) * | 2007-12-28 | 2009-07-09 | Boston Scientific Scimed, Inc. | Meshes of variable construction |
US9318571B2 (en) * | 2009-02-23 | 2016-04-19 | United Microelectronics Corp. | Gate structure and method for trimming spacers |
US8598006B2 (en) * | 2010-03-16 | 2013-12-03 | International Business Machines Corporation | Strain preserving ion implantation methods |
US8288296B2 (en) | 2010-04-20 | 2012-10-16 | International Business Machines Corporation | Integrated circuit with replacement metal gates and dual dielectrics |
CN101986435B (zh) * | 2010-06-25 | 2012-12-19 | 中国科学院上海微系统与信息技术研究所 | 防止浮体及自加热效应的mos器件结构的制造方法 |
US9064803B2 (en) * | 2011-07-25 | 2015-06-23 | Globalfoundries Singapore Pte. Ltd. | Split-gate flash memory exhibiting reduced interference |
US20150200279A1 (en) * | 2014-01-12 | 2015-07-16 | United Microelectronics Corp. | Method of manufacturing memory cell |
US10147649B2 (en) * | 2016-05-27 | 2018-12-04 | Taiwan Semiconductor Manufacturing Co., Ltd. | Semiconductor device structure with gate stack and method for forming the same |
US10297614B2 (en) | 2016-08-09 | 2019-05-21 | International Business Machines Corporation | Gate top spacer for FinFET |
US10438857B2 (en) | 2016-11-22 | 2019-10-08 | Samsung Electronics Co., Ltd. | Semiconductor device and method of manufacturing thereof |
US11452541B2 (en) | 2016-12-22 | 2022-09-27 | Scientia Vascular, Inc. | Intravascular device having a selectively deflectable tip |
CN108987261B (zh) * | 2017-06-01 | 2022-05-17 | 联华电子股份有限公司 | 半导体结构及其制造方法 |
JP7255982B2 (ja) | 2017-08-09 | 2023-04-11 | 三ツ星ベルト株式会社 | 六角ベルト |
CN113539805A (zh) * | 2020-04-13 | 2021-10-22 | 华邦电子股份有限公司 | 半导体结构及其形成方法 |
Citations (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0590293A (ja) * | 1991-07-19 | 1993-04-09 | Toshiba Corp | 半導体装置およびその製造方法 |
JPH0766406A (ja) * | 1993-08-25 | 1995-03-10 | Oki Electric Ind Co Ltd | サリサイド型mosfet及びその製造方法 |
JPH07201775A (ja) * | 1993-12-30 | 1995-08-04 | Nec Corp | 半導体装置の製造方法 |
JPH0837301A (ja) * | 1994-07-22 | 1996-02-06 | Nec Corp | 半導体装置及びその製造方法 |
JPH0974199A (ja) * | 1995-01-12 | 1997-03-18 | Matsushita Electric Ind Co Ltd | 半導体装置およびその製造方法 |
JPH09148568A (ja) * | 1995-11-21 | 1997-06-06 | Seiko Epson Corp | 半導体装置の製造方法 |
JPH10223889A (ja) * | 1997-02-04 | 1998-08-21 | Mitsubishi Electric Corp | Misトランジスタおよびその製造方法 |
JPH10242464A (ja) * | 1996-12-27 | 1998-09-11 | Nec Corp | 半導体装置の製造方法 |
JPH1174509A (ja) * | 1997-08-27 | 1999-03-16 | Samsung Electron Co Ltd | Mosfetトランジスタ及びその製造方法 |
JPH11204784A (ja) * | 1998-01-09 | 1999-07-30 | Toshiba Corp | 半導体装置の製造方法 |
Family Cites Families (35)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4638347A (en) * | 1982-12-07 | 1987-01-20 | International Business Machines Corporation | Gate electrode sidewall isolation spacer for field effect transistors |
US4716131A (en) | 1983-11-28 | 1987-12-29 | Nec Corporation | Method of manufacturing semiconductor device having polycrystalline silicon layer with metal silicide film |
JPS62122173A (ja) * | 1985-11-20 | 1987-06-03 | Fujitsu Ltd | 半導体装置 |
JPS62143473A (ja) * | 1985-12-18 | 1987-06-26 | Hitachi Ltd | 半導体装置 |
US4912061A (en) | 1988-04-04 | 1990-03-27 | Digital Equipment Corporation | Method of forming a salicided self-aligned metal oxide semiconductor device using a disposable silicon nitride spacer |
JPH0258874A (ja) * | 1988-08-24 | 1990-02-28 | Nec Corp | 半導体集積回路装置 |
US4876213A (en) | 1988-10-31 | 1989-10-24 | Motorola, Inc. | Salicided source/drain structure |
US4951100A (en) * | 1989-07-03 | 1990-08-21 | Motorola, Inc. | Hot electron collector for a LDD transistor |
EP0490535B1 (en) | 1990-12-07 | 1996-08-21 | AT&T Corp. | Transistor with inverse silicide T-gate structure |
TW203148B (ja) | 1991-03-27 | 1993-04-01 | American Telephone & Telegraph | |
JP2914026B2 (ja) * | 1992-08-10 | 1999-06-28 | 日本電気株式会社 | 半導体装置 |
US5268330A (en) * | 1992-12-11 | 1993-12-07 | International Business Machines Corporation | Process for improving sheet resistance of an integrated circuit device gate |
JPH06338601A (ja) | 1993-05-31 | 1994-12-06 | Toshiba Corp | 半導体装置及びその製造方法 |
US5372960A (en) * | 1994-01-04 | 1994-12-13 | Motorola, Inc. | Method of fabricating an insulated gate semiconductor device |
KR960030440A (ko) | 1995-01-12 | 1996-08-17 | 모리시다 요이치 | 반도체 장치 및 그 제조방법 |
KR960042942A (ko) * | 1995-05-04 | 1996-12-21 | 빈센트 비.인그라시아 | 반도체 디바이스 형성 방법 |
US5783475A (en) | 1995-11-13 | 1998-07-21 | Motorola, Inc. | Method of forming a spacer |
JPH09181306A (ja) * | 1995-12-22 | 1997-07-11 | Mitsubishi Electric Corp | 半導体装置及びその製造方法 |
KR100214468B1 (ko) * | 1995-12-29 | 1999-08-02 | 구본준 | 씨모스 소자 제조방법 |
US5747373A (en) | 1996-09-24 | 1998-05-05 | Taiwan Semiconductor Manufacturing Company Ltd. | Nitride-oxide sidewall spacer for salicide formation |
US5763311A (en) * | 1996-11-04 | 1998-06-09 | Advanced Micro Devices, Inc. | High performance asymmetrical MOSFET structure and method of making the same |
US5847428A (en) | 1996-12-06 | 1998-12-08 | Advanced Micro Devices, Inc. | Integrated circuit gate conductor which uses layered spacers to produce a graded junction |
US5882973A (en) * | 1997-01-27 | 1999-03-16 | Advanced Micro Devices, Inc. | Method for forming an integrated circuit having transistors of dissimilarly graded junction profiles |
US5783479A (en) * | 1997-06-23 | 1998-07-21 | National Science Council | Structure and method for manufacturing improved FETs having T-shaped gates |
US6013569A (en) * | 1997-07-07 | 2000-01-11 | United Microelectronics Corp. | One step salicide process without bridging |
KR100302187B1 (ko) * | 1997-10-08 | 2001-11-22 | 윤종용 | 반도체장치제조방법 |
US6180988B1 (en) * | 1997-12-04 | 2001-01-30 | Texas Instruments-Acer Incorporated | Self-aligned silicided MOSFETS with a graded S/D junction and gate-side air-gap structure |
US6048784A (en) * | 1997-12-17 | 2000-04-11 | Texas Instruments Incorporated | Transistor having an improved salicided gate and method of construction |
US6171959B1 (en) * | 1998-01-20 | 2001-01-09 | Motorola, Inc. | Method for making a semiconductor device |
TW387151B (en) * | 1998-02-07 | 2000-04-11 | United Microelectronics Corp | Field effect transistor structure of integrated circuit and the manufacturing method thereof |
US6071782A (en) | 1998-02-13 | 2000-06-06 | Sharp Laboratories Of America, Inc. | Partial silicidation method to form shallow source/drain junctions |
US6271563B1 (en) * | 1998-07-27 | 2001-08-07 | Advanced Micro Devices, Inc. | MOS transistor with high-K spacer designed for ultra-large-scale integration |
JP2000156502A (ja) * | 1998-09-21 | 2000-06-06 | Texas Instr Inc <Ti> | 集積回路及び方法 |
US6235598B1 (en) * | 1998-11-13 | 2001-05-22 | Intel Corporation | Method of using thick first spacers to improve salicide resistance on polysilicon gates |
US6108988A (en) * | 1998-12-07 | 2000-08-29 | Soft Play, L.L.C. | Spiral climb in surrounding enclosure |
-
1998
- 1998-11-13 US US09/191,729 patent/US6235598B1/en not_active Expired - Lifetime
-
1999
- 1999-03-25 US US09/276,477 patent/US6188117B1/en not_active Expired - Lifetime
- 1999-08-30 US US09/386,495 patent/US6521964B1/en not_active Expired - Lifetime
- 1999-11-04 KR KR10-2001-7006014A patent/KR100522125B1/ko not_active IP Right Cessation
- 1999-12-09 US US09/458,357 patent/US6506652B2/en not_active Expired - Lifetime
- 1999-12-09 US US09/458,538 patent/US6268254B1/en not_active Expired - Lifetime
- 1999-12-09 US US09/458,537 patent/US6271096B1/en not_active Expired - Lifetime
-
2000
- 2000-01-04 US US09/476,920 patent/US6509618B2/en not_active Expired - Fee Related
- 2000-01-04 US US09/477,764 patent/US7211872B2/en not_active Expired - Lifetime
- 2000-01-05 US US09/477,869 patent/US6593633B2/en not_active Expired - Lifetime
- 2000-01-05 US US09/477,870 patent/US6777760B1/en not_active Expired - Lifetime
-
2010
- 2010-10-26 JP JP2010239690A patent/JP5576239B2/ja not_active Expired - Lifetime
-
2014
- 2014-05-02 JP JP2014095009A patent/JP5902748B2/ja not_active Expired - Lifetime
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0590293A (ja) * | 1991-07-19 | 1993-04-09 | Toshiba Corp | 半導体装置およびその製造方法 |
JPH0766406A (ja) * | 1993-08-25 | 1995-03-10 | Oki Electric Ind Co Ltd | サリサイド型mosfet及びその製造方法 |
JPH07201775A (ja) * | 1993-12-30 | 1995-08-04 | Nec Corp | 半導体装置の製造方法 |
JPH0837301A (ja) * | 1994-07-22 | 1996-02-06 | Nec Corp | 半導体装置及びその製造方法 |
US5739573A (en) * | 1994-07-22 | 1998-04-14 | Nec Corporation | Semiconductor device with improved salicide structure and a method of manufacturing the same |
JPH0974199A (ja) * | 1995-01-12 | 1997-03-18 | Matsushita Electric Ind Co Ltd | 半導体装置およびその製造方法 |
JPH09148568A (ja) * | 1995-11-21 | 1997-06-06 | Seiko Epson Corp | 半導体装置の製造方法 |
JPH10242464A (ja) * | 1996-12-27 | 1998-09-11 | Nec Corp | 半導体装置の製造方法 |
JPH10223889A (ja) * | 1997-02-04 | 1998-08-21 | Mitsubishi Electric Corp | Misトランジスタおよびその製造方法 |
JPH1174509A (ja) * | 1997-08-27 | 1999-03-16 | Samsung Electron Co Ltd | Mosfetトランジスタ及びその製造方法 |
JPH11204784A (ja) * | 1998-01-09 | 1999-07-30 | Toshiba Corp | 半導体装置の製造方法 |
Also Published As
Publication number | Publication date |
---|---|
US20010045586A1 (en) | 2001-11-29 |
US6271096B1 (en) | 2001-08-07 |
KR100522125B1 (ko) | 2005-10-19 |
US6509618B2 (en) | 2003-01-21 |
JP5576239B2 (ja) | 2014-08-20 |
US20010045607A1 (en) | 2001-11-29 |
US6777760B1 (en) | 2004-08-17 |
US6268254B1 (en) | 2001-07-31 |
US6188117B1 (en) | 2001-02-13 |
US7211872B2 (en) | 2007-05-01 |
US6593633B2 (en) | 2003-07-15 |
US6506652B2 (en) | 2003-01-14 |
JP5902748B2 (ja) | 2016-04-13 |
KR20010080433A (ko) | 2001-08-22 |
US20020003268A1 (en) | 2002-01-10 |
US6521964B1 (en) | 2003-02-18 |
US6235598B1 (en) | 2001-05-22 |
US20020082624A1 (en) | 2002-06-27 |
JP2011061222A (ja) | 2011-03-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5902748B2 (ja) | 多結晶シリコン・ゲート上のサリサイドの抵抗を改善するための方法およびデバイス | |
US7851287B2 (en) | Method of fabricating Schottky barrier FinFET device | |
US7820551B2 (en) | Semiconductor device having fins FET and manufacturing method thereof | |
JP2005019943A (ja) | ニッケル合金サリサイド工程、それを用いて半導体素子を製造する方法、これにより形成されたニッケル合金シリサイド膜及びそれを用いて製造された半導体素子 | |
JPH10223889A (ja) | Misトランジスタおよびその製造方法 | |
KR100342306B1 (ko) | 트랜지스터 및 이의 형성 방법 | |
US20050212040A1 (en) | Semiconductor device having gate sidewall structure in silicide process and producing method of the semiconductor device | |
KR100563095B1 (ko) | 반도체 소자의 실리사이드 형성방법 | |
KR100819685B1 (ko) | 반도체소자의 제조방법 | |
JP2002289849A (ja) | 半導体素子及びその製造方法 | |
US6251762B1 (en) | Method and device for improved salicide resistance on polysilicon gates | |
EP1138075B1 (en) | Device for improved salicide resistance on polysilicon gates | |
KR100335274B1 (ko) | 반도체소자의제조방법 | |
KR100334866B1 (ko) | 반도체소자의트랜지스터형성방법 | |
JP2005159336A (ja) | 半導体装置の製造方法 | |
KR101037691B1 (ko) | 반도체 소자 및 그의 제조방법 | |
JP2005159335A (ja) | 半導体装置の製造方法 | |
KR20040001887A (ko) | 게이트전극의 노치 현상을 방지할 수 있는 반도체소자제조방법 | |
JPH10294292A (ja) | 半導体装置の製造方法 | |
KR20040007109A (ko) | 반도체소자의 게이트전극 형성방법 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20150227 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20150324 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20150619 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20160209 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20160310 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5902748 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
EXPY | Cancellation because of completion of term |