JP2013081079A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2013081079A5 JP2013081079A5 JP2011220077A JP2011220077A JP2013081079A5 JP 2013081079 A5 JP2013081079 A5 JP 2013081079A5 JP 2011220077 A JP2011220077 A JP 2011220077A JP 2011220077 A JP2011220077 A JP 2011220077A JP 2013081079 A5 JP2013081079 A5 JP 2013081079A5
- Authority
- JP
- Japan
- Prior art keywords
- impedance
- output
- circuit
- adjustment
- adjustable
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 230000001747 exhibiting effect Effects 0.000 claims description 7
- 230000007274 generation of a signal involved in cell-cell signaling Effects 0.000 claims description 3
- 239000004065 semiconductor Substances 0.000 description 7
- 230000007423 decrease Effects 0.000 description 1
Priority Applications (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2011220077A JP2013081079A (ja) | 2011-10-04 | 2011-10-04 | 半導体装置 |
| US13/644,388 US9018973B2 (en) | 2011-10-04 | 2012-10-04 | Semiconductor device |
| US14/691,367 US20150226825A1 (en) | 2011-10-04 | 2015-04-20 | Semiconductor device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2011220077A JP2013081079A (ja) | 2011-10-04 | 2011-10-04 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2013081079A JP2013081079A (ja) | 2013-05-02 |
| JP2013081079A5 true JP2013081079A5 (enExample) | 2014-12-11 |
Family
ID=48527123
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2011220077A Withdrawn JP2013081079A (ja) | 2011-10-04 | 2011-10-04 | 半導体装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (2) | US9018973B2 (enExample) |
| JP (1) | JP2013081079A (enExample) |
Families Citing this family (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4159553B2 (ja) * | 2005-01-19 | 2008-10-01 | エルピーダメモリ株式会社 | 半導体装置の出力回路及びこれを備える半導体装置、並びに、出力回路の特性調整方法 |
| WO2015149283A1 (zh) * | 2014-04-01 | 2015-10-08 | 京微雅格(北京)科技有限公司 | 一种集成电路芯片及其阻抗校准方法 |
| KR20160004581A (ko) * | 2014-07-03 | 2016-01-13 | 에스케이하이닉스 주식회사 | 반도체 장치 및 그 동작 방법 |
| US9766831B2 (en) | 2015-10-14 | 2017-09-19 | Micron Technology, Inc. | Apparatuses and methods for arbitrating a shared terminal for calibration of an impedance termination |
| KR102558044B1 (ko) * | 2016-06-14 | 2023-07-20 | 에스케이하이닉스 주식회사 | 비교회로 및 반도체장치 |
| US10348270B2 (en) | 2016-12-09 | 2019-07-09 | Micron Technology, Inc. | Apparatuses and methods for calibrating adjustable impedances of a semiconductor device |
| US10193711B2 (en) | 2017-06-22 | 2019-01-29 | Micron Technology, Inc. | Timing based arbitration methods and apparatuses for calibrating impedances of a semiconductor device |
| US10615798B2 (en) | 2017-10-30 | 2020-04-07 | Micron Technology, Inc. | Apparatuses and methods for identifying memory devices of a semiconductor device sharing an external resistance |
| US10205451B1 (en) | 2018-01-29 | 2019-02-12 | Micron Technology, Inc. | Methods and apparatuses for dynamic step size for impedance calibration of a semiconductor device |
| KR102693786B1 (ko) * | 2019-02-18 | 2024-08-13 | 에스케이하이닉스 주식회사 | 캘리브레이션 회로 및 이를 포함하는 반도체 장치 |
| US10747245B1 (en) | 2019-11-19 | 2020-08-18 | Micron Technology, Inc. | Apparatuses and methods for ZQ calibration |
| JP6916929B1 (ja) * | 2020-05-25 | 2021-08-11 | 華邦電子股▲ふん▼有限公司Winbond Electronics Corp. | インピーダンスキャリブレーション回路 |
| CN115273953B (zh) * | 2022-07-27 | 2025-08-01 | 长鑫存储技术有限公司 | 阻抗校准电路 |
| KR20240016238A (ko) | 2022-07-27 | 2024-02-06 | 창신 메모리 테크놀로지즈 아이엔씨 | 임피던스 교정 회로 |
| CN116718898A (zh) * | 2023-08-11 | 2023-09-08 | 深圳市思远半导体有限公司 | 芯片、芯片的输入输出多态检测方法及相关设备 |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6836142B2 (en) * | 2002-07-12 | 2004-12-28 | Xilinx, Inc. | Asymmetric bidirectional bus implemented using an I/O device with a digitally controlled impedance |
| KR100543211B1 (ko) * | 2003-04-29 | 2006-01-20 | 주식회사 하이닉스반도체 | 온 디램 터미네이션 저항 조정 회로 및 그 방법 |
| JP4205741B2 (ja) | 2006-08-21 | 2009-01-07 | エルピーダメモリ株式会社 | キャリブレーション回路を有する半導体装置及びキャリブレーション方法 |
| JP4205744B2 (ja) | 2006-08-29 | 2009-01-07 | エルピーダメモリ株式会社 | キャリブレーション回路及びこれを備える半導体装置、並びに、半導体装置の出力特性調整方法 |
| JP4920512B2 (ja) * | 2007-07-04 | 2012-04-18 | エルピーダメモリ株式会社 | キャリブレーション回路及びこれを備える半導体装置、並びに、データ処理システム |
| JP2010171793A (ja) * | 2009-01-23 | 2010-08-05 | Elpida Memory Inc | 半導体装置 |
| JP2010183243A (ja) * | 2009-02-04 | 2010-08-19 | Elpida Memory Inc | 半導体装置 |
| JP5642935B2 (ja) * | 2009-02-19 | 2014-12-17 | ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. | インピーダンス調整回路及びこれを備える半導体装置 |
| JP2012049838A (ja) * | 2010-08-27 | 2012-03-08 | Elpida Memory Inc | 半導体装置およびその特性調整方法 |
| US8624641B1 (en) * | 2010-11-03 | 2014-01-07 | Pmc-Sierra, Inc. | Apparatus and method for driving a transistor |
-
2011
- 2011-10-04 JP JP2011220077A patent/JP2013081079A/ja not_active Withdrawn
-
2012
- 2012-10-04 US US13/644,388 patent/US9018973B2/en not_active Expired - Fee Related
-
2015
- 2015-04-20 US US14/691,367 patent/US20150226825A1/en not_active Abandoned
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2013081079A5 (enExample) | ||
| TWI527044B (zh) | 移位暫存器 | |
| US8018245B2 (en) | Semiconductor device | |
| JP2010193291A5 (enExample) | ||
| JP2016171676A (ja) | 電源回路とその制御方法 | |
| JP2016130850A5 (enExample) | ||
| CN104834341B (zh) | 一种接口电路中的输出阻抗调整电路 | |
| JP2012175416A (ja) | 半導体装置 | |
| CN103733491A (zh) | 半导体装置及包括该半导体装置的电源系统 | |
| US7868667B2 (en) | Output driving device | |
| KR20120115853A (ko) | 집적회로 | |
| KR20110060605A (ko) | 반도체 회로 | |
| JP2015053612A (ja) | 半導体集積回路 | |
| US7764119B2 (en) | Voltage control circuit | |
| TWI651734B (zh) | 半導體裝置之資料輸出電路 | |
| CN103869860A (zh) | 电压产生器 | |
| JP5806972B2 (ja) | 出力ドライバ回路 | |
| KR20120121707A (ko) | 반도체 장치 및 이를 포함하는 반도체 시스템 | |
| KR102081394B1 (ko) | 반도체 장치 | |
| CN105990330A (zh) | 静电放电保护装置 | |
| JP2020005085A (ja) | スイッチング素子の駆動回路 | |
| JP4228013B2 (ja) | 電源電圧リセット回路、およびリセット信号生成方法 | |
| KR101226273B1 (ko) | 구동 코드 생성회로 | |
| KR20090004974A (ko) | 가변 지연 회로, 시험 장치, 및 전자 디바이스 | |
| JP6530226B2 (ja) | 電圧レギュレータ、半導体装置、及び電圧レギュレータの電圧生成方法 |