JP2011524599A5 - - Google Patents

Download PDF

Info

Publication number
JP2011524599A5
JP2011524599A5 JP2011513587A JP2011513587A JP2011524599A5 JP 2011524599 A5 JP2011524599 A5 JP 2011524599A5 JP 2011513587 A JP2011513587 A JP 2011513587A JP 2011513587 A JP2011513587 A JP 2011513587A JP 2011524599 A5 JP2011524599 A5 JP 2011524599A5
Authority
JP
Japan
Prior art keywords
programming
pulse train
volatile memory
staircase pulse
programming pass
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2011513587A
Other languages
English (en)
Japanese (ja)
Other versions
JP2011524599A (ja
JP5395167B2 (ja
Filing date
Publication date
Priority claimed from US12/138,382 external-priority patent/US7796435B2/en
Priority claimed from US12/138,387 external-priority patent/US7813172B2/en
Application filed filed Critical
Priority claimed from PCT/US2009/046318 external-priority patent/WO2009152037A2/en
Publication of JP2011524599A publication Critical patent/JP2011524599A/ja
Publication of JP2011524599A5 publication Critical patent/JP2011524599A5/ja
Application granted granted Critical
Publication of JP5395167B2 publication Critical patent/JP5395167B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2011513587A 2008-06-12 2009-06-04 相関複数パスプログラミングのための不揮発性メモリおよび方法 Active JP5395167B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US12/138,387 2008-06-12
US12/138,382 2008-06-12
US12/138,382 US7796435B2 (en) 2008-06-12 2008-06-12 Method for correlated multiple pass programming in nonvolatile memory
US12/138,387 US7813172B2 (en) 2008-06-12 2008-06-12 Nonvolatile memory with correlated multiple pass programming
PCT/US2009/046318 WO2009152037A2 (en) 2008-06-12 2009-06-04 Nonvolatile memory and method for correlated multiple pass programming

Publications (3)

Publication Number Publication Date
JP2011524599A JP2011524599A (ja) 2011-09-01
JP2011524599A5 true JP2011524599A5 (enExample) 2012-06-28
JP5395167B2 JP5395167B2 (ja) 2014-01-22

Family

ID=41268168

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2011513587A Active JP5395167B2 (ja) 2008-06-12 2009-06-04 相関複数パスプログラミングのための不揮発性メモリおよび方法

Country Status (6)

Country Link
EP (1) EP2297739B1 (enExample)
JP (1) JP5395167B2 (enExample)
KR (1) KR101558144B1 (enExample)
CN (1) CN102089827B (enExample)
TW (1) TWI394162B (enExample)
WO (1) WO2009152037A2 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5529858B2 (ja) * 2008-06-12 2014-06-25 サンディスク テクノロジィース インコーポレイテッド インデックスプログラミングおよび削減されたベリファイを有する不揮発性メモリおよび方法
JP6539608B2 (ja) * 2016-03-15 2019-07-03 東芝メモリ株式会社 半導体記憶装置
TWI600009B (zh) * 2016-11-04 2017-09-21 財團法人工業技術研究院 可變電阻記憶體電路以及可變電阻記憶體電路之寫入方法
CN110634527B (zh) * 2018-06-25 2021-06-22 西安格易安创集成电路有限公司 一种非易失存储器处理方法及装置
US12075618B2 (en) 2018-10-16 2024-08-27 Silicon Storage Technology, Inc. Input and digital output mechanisms for analog neural memory in a deep learning artificial neural network
US10741568B2 (en) 2018-10-16 2020-08-11 Silicon Storage Technology, Inc. Precision tuning for the programming of analog neural memory in a deep learning artificial neural network
CN111326200A (zh) * 2018-12-14 2020-06-23 北京兆易创新科技股份有限公司 非易失性存储器及其编程方法
CN113488093A (zh) * 2021-07-01 2021-10-08 中国科学院上海微系统与信息技术研究所 一种实现存储器多级存储的方法及装置

Family Cites Families (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5729489A (en) * 1995-12-14 1998-03-17 Intel Corporation Programming flash memory using predictive learning methods
US5903495A (en) * 1996-03-18 1999-05-11 Kabushiki Kaisha Toshiba Semiconductor device and memory system
JP3930074B2 (ja) * 1996-09-30 2007-06-13 株式会社ルネサステクノロジ 半導体集積回路及びデータ処理システム
US6738289B2 (en) 2001-02-26 2004-05-18 Sandisk Corporation Non-volatile memory with improved programming and method therefor
DE60139670D1 (de) * 2001-04-10 2009-10-08 St Microelectronics Srl Verfahren zur Programmierung nichtflüchtiger Speicherzellen mit Programmier- und Prüfalgorithmus unter Verwendung treppenförmiger Spannungsimpulse mit variablem Stufenabstand
JP2002367381A (ja) * 2001-06-05 2002-12-20 Sony Corp 不揮発性半導体メモリ装置およびその書き込み方法
US6522580B2 (en) 2001-06-27 2003-02-18 Sandisk Corporation Operating techniques for reducing effects of coupling between storage elements of a non-volatile memory operated in multiple data states
US6987693B2 (en) * 2002-09-24 2006-01-17 Sandisk Corporation Non-volatile memory and method with reduced neighboring field errors
US7136304B2 (en) * 2002-10-29 2006-11-14 Saifun Semiconductor Ltd Method, system and circuit for programming a non-volatile memory array
US6882567B1 (en) * 2002-12-06 2005-04-19 Multi Level Memory Technology Parallel programming of multiple-bit-per-cell memory cells on a continuous word line
US7177199B2 (en) * 2003-10-20 2007-02-13 Sandisk Corporation Behavior based programming of non-volatile memory
US7151692B2 (en) * 2004-01-27 2006-12-19 Macronix International Co., Ltd. Operation scheme for programming charge trapping non-volatile memory
JP2005235287A (ja) * 2004-02-19 2005-09-02 Nec Electronics Corp 不揮発性半導体記憶装置のプログラミング方法、プログラミング装置、及び、不揮発性半導体記憶装置
TWI267864B (en) * 2004-05-06 2006-12-01 Samsung Electronics Co Ltd Method and device for programming control information
US7272037B2 (en) * 2004-10-29 2007-09-18 Macronix International Co., Ltd. Method for programming a multilevel phase change memory device
KR100748553B1 (ko) * 2004-12-20 2007-08-10 삼성전자주식회사 리플-프리 고전압 발생회로 및 방법, 그리고 이를 구비한반도체 메모리 장치
US7130210B2 (en) * 2005-01-13 2006-10-31 Spansion Llc Multi-level ONO flash program algorithm for threshold width control
ITMI20050798A1 (it) * 2005-05-03 2006-11-04 Atmel Corp Metodo e sistema per la generazi0ne di impulsi di programmazione durante la programmazione di dispositivi elettronici non volatili
US7336538B2 (en) * 2005-07-28 2008-02-26 Stmicroelectronics S.R.L. Page buffer circuit and method for multi-level NAND programmable memories

Similar Documents

Publication Publication Date Title
TWI698872B (zh) 快閃記憶體的編程方法
US10319450B2 (en) Semiconductor memory device
JP2011524599A5 (enExample)
CN102177555B (zh) 具有通过忽略最快和/或最慢编程位减少编程验证的非易失性存储器和方法
US8909493B2 (en) Compensation for sub-block erase
CN106575526B (zh) 使用多电平通过信号对存储器进行编程
US9424947B2 (en) Nonvolatile memory device and method of program verifying the same
JP2010524147A5 (enExample)
US10734084B2 (en) Scheme to reduce read disturb for high read intensive blocks in non-volatile memory
JP2012221522A5 (enExample)
TW201243849A (en) Reducing neighbor read disturb
US9373409B2 (en) Systems and methods for reduced program disturb for 3D NAND flash
US9378823B2 (en) Programming a memory cell to a voltage to indicate a data value and after a relaxation time programming the memory cell to a second voltage to indicate the data value
CN112947849A (zh) 非易失性存储器编程顺序
CN105518794A (zh) 半导体存储装置和数据写入方法
CN103370746B (zh) 存储器及编程存储器的方法
US9105311B2 (en) Inter-word-line programming in arrays of analog memory cells
JP2010040125A (ja) 不揮発性半導体記憶装置の消去方法
US11935599B2 (en) Burst programming of a NAND flash cell
US9343168B2 (en) Multiple step programming in a memory device
US9230680B2 (en) Applications for inter-word-line programming
US9927993B2 (en) Semiconductor memory device
KR20090048754A (ko) 플래시 메모리 소자 및 이의 프로그램 및 소거 방법
CN114783479A (zh) 操作存储器件的方法与存储器件