JP2011517374A - Ｔｄｍａネットワークにおける信号検出のための装置及び方法 - Google Patents

Ｔｄｍａネットワークにおける信号検出のための装置及び方法 Download PDF

Info

Publication number
JP2011517374A
JP2011517374A JP2010533619A JP2010533619A JP2011517374A JP 2011517374 A JP2011517374 A JP 2011517374A JP 2010533619 A JP2010533619 A JP 2010533619A JP 2010533619 A JP2010533619 A JP 2010533619A JP 2011517374 A JP2011517374 A JP 2011517374A
Authority
JP
Japan
Prior art keywords
circuit
signal
reset
input signal
differentiator
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
JP2010533619A
Other languages
English (en)
Japanese (ja)
Other versions
JP2011517374A5 (enExample
Inventor
ヨハン・バウウェリンク
ティネ・デ・リッデル
セドリク・メランジュ
ペーテル・オシュール
バルト・アー・ヘー・バエケラント
シン・ジ・キウ
ヤン・ファンデウェヘ
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Universiteit Gent
Interuniversitair Microelektronica Centrum vzw IMEC
Original Assignee
Universiteit Gent
Interuniversitair Microelektronica Centrum vzw IMEC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Universiteit Gent, Interuniversitair Microelektronica Centrum vzw IMEC filed Critical Universiteit Gent
Publication of JP2011517374A publication Critical patent/JP2011517374A/ja
Publication of JP2011517374A5 publication Critical patent/JP2011517374A5/ja
Ceased legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/041—Speed or phase control by synchronisation signals using special codes as synchronising signal
    • H04L7/042—Detectors therefor, e.g. correlators, state machines
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; arrangements for supplying electrical power along data transmission lines
    • H04L25/06—DC level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection
    • H04L25/061—DC level restoring means; Bias distortion correction ; Decision circuits providing symbol by symbol detection providing hard decisions only; arrangements for tracking or suppressing unwanted low frequency components, e.g. removal of DC offset
    • H04L25/062—Setting decision thresholds using feedforward techniques only
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L5/00—Arrangements affording multiple use of the transmission path
    • H04L5/22—Arrangements affording multiple use of the transmission path using time-division multiplexing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/0016—Arrangements for synchronising receiver with transmitter correction of synchronization errors
    • H04L7/0033—Correction by delay
    • H04L7/0041—Delay of data signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Power Engineering (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Dc Digital Transmission (AREA)
  • Optical Communication System (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Small-Scale Networks (AREA)
JP2010533619A 2007-11-20 2008-11-19 Ｔｄｍａネットワークにおける信号検出のための装置及び方法 Ceased JP2011517374A (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US98919407P 2007-11-20 2007-11-20
US60/989,194 2007-11-20
US6051908P 2008-06-11 2008-06-11
US61/060,519 2008-06-11
PCT/EP2008/065848 WO2009065861A2 (en) 2007-11-20 2008-11-19 Device and method for signal detection in a tdma network

Publications (2)

Publication Number Publication Date
JP2011517374A true JP2011517374A (ja) 2011-06-02
JP2011517374A5 JP2011517374A5 (enExample) 2011-08-11

Family

ID=40667899

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010533619A Ceased JP2011517374A (ja) 2007-11-20 2008-11-19 Ｔｄｍａネットワークにおける信号検出のための装置及び方法

Country Status (4)

Country Link
US (1) US20100321072A1 (enExample)
EP (1) EP2213021B1 (enExample)
JP (1) JP2011517374A (enExample)
WO (1) WO2009065861A2 (enExample)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5169522B2 (ja) * 2008-06-19 2013-03-27 住友電気工業株式会社 バースト信号の受信装置と受信方法、及び、その受信装置を用いたｐｏｎシステム
US8643405B2 (en) 2011-11-30 2014-02-04 Mcci Corporation Passive capture adapter circuit for sensing signals of a high-speed circuit
JP5812959B2 (ja) * 2011-12-15 2015-11-17 キヤノン株式会社 撮像装置
JP5924924B2 (ja) 2011-12-15 2016-05-25 キヤノン株式会社 電子回路
US20140010555A1 (en) * 2012-07-06 2014-01-09 Alcatel-Lucent Usa Inc. PON Video Overlay Amplifier Circuit
US9106400B2 (en) * 2012-10-23 2015-08-11 Futurewei Technologies, Inc. Hybrid timing recovery for burst mode receiver in passive optical networks
CN104798322B (zh) * 2013-10-31 2017-04-12 华为技术有限公司 一种光接收机的信号检测方法、装置及系统
CN106664236B (zh) 2015-06-10 2019-11-12 华为技术有限公司 一种信号传输方法、控制器和信号传输系统
US9979533B2 (en) * 2016-09-02 2018-05-22 Qualcomm Incorporated Differentiating-integrating sampling data receiver
EP3512126B1 (en) 2016-09-30 2022-04-06 Huawei Technologies Co., Ltd. Signal processing apparatus, optical line terminal, and communication system
KR101846469B1 (ko) * 2017-09-05 2018-04-09 (주)자람테크놀로지 수동형 광네트워크용 저전력 장비를 위한 트랜스임피던스 증폭기 리셋 장치 및 방법
US10992387B2 (en) * 2019-09-12 2021-04-27 Google Llc Port replicator
RU2738316C1 (ru) * 2020-04-27 2020-12-11 Федеральное государственное бюджетное образовательное учреждение высшего образования "Рязанский государственный радиотехнический университет им. В.Ф. Уткина" Управляемый фазовращатель
US12136950B2 (en) * 2022-11-22 2024-11-05 Semtech Corporation Systems and methods for signal conditioning and negotiation

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08502862A (ja) * 1991-03-29 1996-03-26 レイネット・コーポレイション クランプ用受信機および送信プロトコル
JPH08256181A (ja) * 1995-03-17 1996-10-01 Fujitsu Ltd バースト通信用自動利得リセット回路
JP2000358021A (ja) * 1999-06-15 2000-12-26 Matsushita Electric Ind Co Ltd デジタルｐｌｌ回路とそれを用いた光受信回路
JP2002044164A (ja) * 2000-07-27 2002-02-08 Sharp Corp データスライサ及びそれを用いた通信装置
JP2002525969A (ja) * 1998-09-22 2002-08-13 クゥアルコム・インコーポレイテッド 可変速度データを送受信する方法および装置
JP2003536324A (ja) * 2000-06-02 2003-12-02 インターシル コーポレイション 無線通信用の二重パケット構成
JP2004350028A (ja) * 2003-05-22 2004-12-09 Oki Electric Ind Co Ltd 復調回路および光受信回路
JP2006222736A (ja) * 2005-02-10 2006-08-24 Yamatake Corp 信号抽出方法および信号抽出回路
JP2007005968A (ja) * 2005-06-22 2007-01-11 Nippon Telegr & Teleph Corp <Ntt> バースト先頭検出回路

Family Cites Families (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5412498A (en) * 1991-03-29 1995-05-02 Raynet Corporation Multi-RC time constant receiver
US5499244A (en) * 1994-05-02 1996-03-12 At&T Corp. Packet data reciever with sampled data output and background light cancellation
US5952883A (en) * 1996-10-25 1999-09-14 Nec Corporation Circuit arrangement for amplifying an electrical signal converted from an optical signal
US6584147B1 (en) * 1997-05-23 2003-06-24 Imec High speed modem for a communication network
US6493396B1 (en) * 1999-01-11 2002-12-10 Tellabs Operations, Inc Phase shift key burst receiver having improved phase resolution and timing and data recovery
US20020027689A1 (en) 2000-09-05 2002-03-07 Meir Bartur Fiber optic transceiver employing front end level control
AU2003238488A1 (en) * 2002-02-01 2003-09-02 Koninklijke Philips Electronics N.V. Additive dc component detection included in an input burst signal
KR100605898B1 (ko) * 2002-04-19 2006-08-01 삼성전자주식회사 버스트모드 광 수신기
KR100703428B1 (ko) * 2002-04-26 2007-04-03 삼성전자주식회사 버스트모드 광 수신기 및 그의 신호 크기 검출 장치
JP4098701B2 (ja) * 2002-12-27 2008-06-11 株式会社東芝 可変時定数回路及びこれを用いたフィルタ回路
DE102004018823B3 (de) * 2004-04-19 2005-06-30 Infineon Technologies Ag Schaltungsanordnung mit einem Leistungstransistor und einer Ansteuerschaltung für den Leistungstransistor
US20070071455A1 (en) * 2005-07-25 2007-03-29 Near Margalit Automatic gain control
US8150272B2 (en) * 2005-10-07 2012-04-03 Imec Systems and methods for transferring single-ended burst signal onto differential lines, especially for use in burst-mode receiver
US7733168B2 (en) * 2005-11-21 2010-06-08 Panasonic Corporation Fully differential comparator and fully differential amplifier
US8243869B2 (en) * 2006-11-28 2012-08-14 Broadlight Ltd. Burst mode clock and data recovery circuit and method
US20100135666A1 (en) * 2008-11-28 2010-06-03 Electronics And Telecommunications Research Institute Clock phase aligning apparatus for burst-mode data
EP2375601A1 (en) * 2010-03-22 2011-10-12 Imec Circuit for end-of-burst detection

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08502862A (ja) * 1991-03-29 1996-03-26 レイネット・コーポレイション クランプ用受信機および送信プロトコル
JPH08256181A (ja) * 1995-03-17 1996-10-01 Fujitsu Ltd バースト通信用自動利得リセット回路
JP2002525969A (ja) * 1998-09-22 2002-08-13 クゥアルコム・インコーポレイテッド 可変速度データを送受信する方法および装置
JP2000358021A (ja) * 1999-06-15 2000-12-26 Matsushita Electric Ind Co Ltd デジタルｐｌｌ回路とそれを用いた光受信回路
JP2003536324A (ja) * 2000-06-02 2003-12-02 インターシル コーポレイション 無線通信用の二重パケット構成
JP2002044164A (ja) * 2000-07-27 2002-02-08 Sharp Corp データスライサ及びそれを用いた通信装置
JP2004350028A (ja) * 2003-05-22 2004-12-09 Oki Electric Ind Co Ltd 復調回路および光受信回路
JP2006222736A (ja) * 2005-02-10 2006-08-24 Yamatake Corp 信号抽出方法および信号抽出回路
JP2007005968A (ja) * 2005-06-22 2007-01-11 Nippon Telegr & Teleph Corp <Ntt> バースト先頭検出回路

Also Published As

Publication number Publication date
US20100321072A1 (en) 2010-12-23
EP2213021A2 (en) 2010-08-04
WO2009065861A3 (en) 2009-09-17
EP2213021B1 (en) 2013-10-16
WO2009065861A2 (en) 2009-05-28

Similar Documents

Publication Publication Date Title
JP2011517374A (ja) Ｔｄｍａネットワークにおける信号検出のための装置及び方法
US6545507B1 (en) Fast locking CDR (clock and data recovery circuit) with high jitter tolerance and elimination of effects caused by metastability
US6377082B1 (en) Loss-of-signal detector for clock/data recovery circuits
CN107147379B (zh) 基于fpga的边沿检测方法、系统及时钟数据恢复电路
US6331792B1 (en) Circuit and method for unlimited range frequency acquisition
JP4955781B2 (ja) データ通信システムの高速パワーアップ
US6374361B1 (en) Skew-insensitive low voltage differential receiver
CN110620618B (zh) 链路均衡参数训练控制电路及方法
US8553814B2 (en) Rapid sampling phase recovery
US6737995B2 (en) Clock and data recovery with a feedback loop to adjust the slice level of an input sampling circuit
JP5067504B2 (ja) データ受信回路
US7200782B2 (en) Clock recovery system for encoded serial data with simplified logic and jitter tolerance
JP4531090B2 (ja) ジッタ抑圧回路
CN110784213B (zh) 失锁检测器
EP2464043B1 (en) Optical line termination, pon system, and data reception processing method
US6990615B2 (en) Data processing device
US7509568B2 (en) Error type identification circuit for identifying different types of errors in communications devices
US9091711B1 (en) Wide-range fast-lock frequency acquisition for clock and data recovery
EP1547296B1 (en) System and method for transferring data among transceivers substantially void of data dependent jitter
CN101783706A (zh) 突发接收电路
CN102754407A (zh) 在低等待时间串行互连架构中提供反馈回路
CN116384299A (zh) 一种时钟数据恢复的方法、系统、设备和存储介质
JP5924705B2 (ja) マルチレート再生装置
JP3618283B2 (ja) バースト受信方法および装置
JP3403784B2 (ja) デジタル通信の同期保護方法

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20110621

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20110621

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20130219

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20130305

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20130605

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20130612

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20130701

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20130708

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20130730

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20130806

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20140318

A045 Written measure of dismissal of application [lapsed due to lack of payment]

Free format text: JAPANESE INTERMEDIATE CODE: A045

Effective date: 20140729