JP2010533929A - 疲労状態に基づく不揮発性メモリセルのリフレッシュ - Google Patents
疲労状態に基づく不揮発性メモリセルのリフレッシュ Download PDFInfo
- Publication number
- JP2010533929A JP2010533929A JP2010517094A JP2010517094A JP2010533929A JP 2010533929 A JP2010533929 A JP 2010533929A JP 2010517094 A JP2010517094 A JP 2010517094A JP 2010517094 A JP2010517094 A JP 2010517094A JP 2010533929 A JP2010533929 A JP 2010533929A
- Authority
- JP
- Japan
- Prior art keywords
- memory
- data
- memory cell
- cell
- analog
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims abstract description 25
- 238000012937 correction Methods 0.000 claims abstract description 14
- 230000008569 process Effects 0.000 claims abstract description 6
- 238000006243 chemical reaction Methods 0.000 claims description 12
- 230000007423 decrease Effects 0.000 claims description 4
- 238000012546 transfer Methods 0.000 claims description 3
- 238000012544 monitoring process Methods 0.000 claims 2
- 230000015556 catabolic process Effects 0.000 claims 1
- 238000006731 degradation reaction Methods 0.000 claims 1
- 238000001514 detection method Methods 0.000 abstract description 3
- 238000004891 communication Methods 0.000 description 18
- 238000007667 floating Methods 0.000 description 14
- 238000005070 sampling Methods 0.000 description 12
- 238000010586 diagram Methods 0.000 description 10
- 238000012545 processing Methods 0.000 description 9
- 239000003990 capacitor Substances 0.000 description 6
- 230000004044 response Effects 0.000 description 6
- 239000007787 solid Substances 0.000 description 6
- 230000004907 flux Effects 0.000 description 5
- 230000008859 change Effects 0.000 description 4
- 238000013403 standard screening design Methods 0.000 description 4
- 238000003491 array Methods 0.000 description 3
- 230000006870 function Effects 0.000 description 3
- 230000001360 synchronised effect Effects 0.000 description 3
- 238000007476 Maximum Likelihood Methods 0.000 description 2
- 230000006978 adaptation Effects 0.000 description 2
- 239000004065 semiconductor Substances 0.000 description 2
- 230000035939 shock Effects 0.000 description 2
- 230000003321 amplification Effects 0.000 description 1
- 230000003139 buffering effect Effects 0.000 description 1
- 230000008878 coupling Effects 0.000 description 1
- 238000010168 coupling process Methods 0.000 description 1
- 238000005859 coupling reaction Methods 0.000 description 1
- 230000003247 decreasing effect Effects 0.000 description 1
- 230000009977 dual effect Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 230000007613 environmental effect Effects 0.000 description 1
- 230000005669 field effect Effects 0.000 description 1
- 238000005286 illumination Methods 0.000 description 1
- 239000006249 magnetic particle Substances 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 230000008439 repair process Effects 0.000 description 1
- 238000012795 verification Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
- G06F11/0751—Error or fault detection not based on redundancy
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1068—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices in sector programmable memories, e.g. flash disk
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/10—Programming or data input circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3418—Disturbance prevention or evaluation; Refreshing of disturbed memory data
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/3418—Disturbance prevention or evaluation; Refreshing of disturbed memory data
- G11C16/3431—Circuits or methods to detect disturbed nonvolatile memory cells, e.g. which still read as programmed but with threshold less than the program verify threshold or read as erased but with threshold greater than the erase verify threshold, and to reverse the disturbance via a refreshing programming or erasing step
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/06—Auxiliary circuits, e.g. for writing into memory
- G11C16/34—Determination of programming status, e.g. threshold voltage, overprogramming or underprogramming, retention
- G11C16/349—Arrangements for evaluating degradation, retention or wearout, e.g. by counting erase cycles
- G11C16/3495—Circuits or methods to detect or delay wearout of nonvolatile EPROM or EEPROM memory devices, e.g. by counting numbers of erase or reprogram cycles, by using multiple memory areas serially or cyclically
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/52—Protection of memory contents; Detection of errors in memory contents
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C16/00—Erasable programmable read-only memories
- G11C16/02—Erasable programmable read-only memories electrically programmable
- G11C16/04—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS
- G11C16/0483—Erasable programmable read-only memories electrically programmable using variable threshold transistors, e.g. FAMOS comprising cells having several storage transistors connected in series
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C2029/0409—Online test
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
- G11C2029/0411—Online error correction
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Read Only Memory (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
Abstract
Description
本開示の一つ以上の実施形態は、疲労したメモリブロック、ページ、もしくはメモリの他の領域から別のロケーションへデータを動かすことによって、疲労した不揮発性メモリセルをリフレッシュする。疲労した領域から読み出されるデータは、新しいロケーションに書き込まれる前に、エラー検出・訂正プロセスによって操作され得る。本発明の実施形態は、NANDフラッシュメモリ、NORフラッシュメモリ、もしくは他の種類の不揮発性メモリデバイスなど、不揮発性メモリデバイスで利用できる。
Claims (23)
- メモリアレイ中の不揮発性メモリセルをリフレッシュするための方法であって、
不揮発性メモリセルの動作パラメータを低下の兆候について監視することと、
前記動作パラメータの前記低下の兆候を示す、前記不揮発性メモリセルに記憶されたデータを、前記メモリアレイ中の他のメモリセルへと動かすこととを含む方法。 - 前記データを前記他のメモリセルへと動かす前に、前記データに対してエラー訂正符号化を実行することをさらに含む、請求項1に記載の方法。
- 前記動作パラメータが、プログラミングのためのプログラムパルスの量、エラー率、プログラムディスターブに応じたVtの動きを含む、請求項1に記載の方法。
- 前記データを動かすことが、
前記動作パラメータの低下を示す各セルからデータを読み出すことと、
前記データに対してエラー訂正を実行することと、
前記データを前記メモリアレイ中の前記他のメモリセルへと書き込むこととを含む、請求項1に記載の方法。 - 前記データが前記不揮発性メモリセルにアナログ電圧として記憶される、請求項1に記載の方法。
- 第一のメモリブロックにおける不揮発性メモリセルの動作パラメータを監視することと、
前記動作パラメータのいずれかが各パラメータ毎の動作範囲から外れる場合、前記第一のメモリブロックにおける各メモリセルからデータを読み出すことと、
エラー訂正されたデータを作り出すために、前記各メモリセルからのデータに対してエラー訂正動作を実行することと、
前記エラー訂正されたデータを第二のメモリブロックの不揮発性メモリセルに書き込むこととをさらに含む、請求項1に記載の方法。 - 前記第一のメモリブロックが不良であるという兆候を発生することをさらに含む、請求項6に記載の方法。
- 前記第一のメモリブロックに対してリクラメーションプロセスを実行することをさらに含む、請求項6に記載の方法。
- 前記第一のメモリブロックへ向けられたメモリアクセスを前記第二のメモリブロックにリダイレクトすることをさらに含む、請求項6に記載の方法。
- 前記エラー訂正動作を実行することが、ハミング符号、BCH符号、リード・ソロモン符号、リード・マラー符号、2元ゴレイ符号、トレリス符号化変調のうちの一つを含むエラー訂正符号動作を実行することを含む、請求項6に記載の方法。
- 前記各パラメータ毎の動作範囲が、パルス数とプログラム電圧によって決定される、メモリセルを所定のプログラム状態にプログラムするために必要なプログラミングパルスの量を含む、請求項6に記載の方法。
- 前記各パラメータ毎の動作範囲が、所定量のプログラムパルスによってプログラムされるメモリセルによって達成されるプログラム閾値電圧を含む、請求項6に記載の方法。
- 前記各パラメータ毎の動作範囲が、パルス数と消去電圧によって決定される、メモリセルを所定の消去状態に消去するために必要な消去パルスの量を含む、請求項6に記載の方法。
- 前記各パラメータ毎の動作範囲が、所定量の消去パルスによって消去されるメモリセルによって達成される消去閾値電圧を含む、請求項6に記載の方法。
- 複数のメモリセルを含むメモリアレイと、
前記メモリアレイに結合した、前記メモリアレイの動作を制御するためのメモリコントローラであって、前記複数のメモリセルの疲労状態を監視し、かつ、疲労状態を示す第一のメモリセルから第二のメモリセルへとデータを動かすことによって前記メモリセルをリフレッシュするように構成された、メモリコントローラとを含むメモリデバイス。 - アナログ電圧として記憶された前記データを、前記アナログ電圧のデジタル表現へと変換する読み出し/書き込みチャネルをさらに含む、請求項15に記載のメモリデバイス。
- 前記読み出し/書き込みチャネルが、前記アナログ電圧の前記デジタル表現を前記アナログ電圧へと変換するためのデジタル‐アナログ変換器をさらに含む、請求項16に記載のメモリデバイス。
- 前記メモリコントローラがさらに、前記第二のメモリセルをプログラミングする前に前記データに対してエラー訂正を実行するように構成される、請求項15に記載のメモリデバイス。
- デジタルビットパターンをあらわすアナログ電圧を記憶するように構成された複数のメモリセルを含むメモリデバイスと、
前記メモリデバイスに結合した、前記メモリデバイスの動作を制御するためのコントローラであって、前記メモリセルの疲労状態を監視し、かつ、少なくとも一つの疲労状態を示すメモリセルを含む第一のメモリブロックから第二のメモリブロックへとデータを転送するように構成された、コントローラと、
前記コントローラを前記メモリデバイスに結合し、かつ、前記アナログ電圧の前記デジタルビットパターンへのアナログ‐デジタル変換と、前記デジタルビットパターンの前記アナログ電圧へのデジタル‐アナログ変換とをもたらすための読み出し/書き込みチャネルとを含むソリッドステート大容量記憶システム。 - 前記メモリデバイスがNANDフラッシュメモリデバイスである、請求項19に記載のシステム。
- 前記アナログ電圧が、複数のビットを含むデジタルビットパターンをあらわす、請求項19に記載のシステム。
- 前記コントローラがさらに、前記第一のメモリブロックへ向けられたメモリアクセスを前記第二のメモリブロックへと転送するように構成される、請求項19に記載のシステム。
- 前記コントローラがさらに、前記第一のメモリブロックが修復可能であるかどうかを判定し、かつ、修復可能な場合は前記第一のメモリブロックに対してリクラメーション動作を実行するように構成される、請求項19に記載のシステム。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/879,877 US8060798B2 (en) | 2007-07-19 | 2007-07-19 | Refresh of non-volatile memory cells based on fatigue conditions |
US11/879,877 | 2007-07-19 | ||
PCT/US2008/069941 WO2009012204A1 (en) | 2007-07-19 | 2008-07-14 | Refresh of non-volatile memory cells based on fatigue conditions |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2010533929A true JP2010533929A (ja) | 2010-10-28 |
JP5483202B2 JP5483202B2 (ja) | 2014-05-07 |
Family
ID=40260014
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2010517094A Active JP5483202B2 (ja) | 2007-07-19 | 2008-07-14 | 疲労状態に基づく不揮発性メモリセルのリフレッシュ |
Country Status (7)
Country | Link |
---|---|
US (3) | US8060798B2 (ja) |
EP (1) | EP2171722B1 (ja) |
JP (1) | JP5483202B2 (ja) |
KR (1) | KR101136273B1 (ja) |
CN (1) | CN101755307B (ja) |
TW (1) | TWI479494B (ja) |
WO (1) | WO2009012204A1 (ja) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9361201B2 (en) | 2012-08-07 | 2016-06-07 | Kabushiki Kaisha Toshiba | Memory system and memory controller |
US10770147B2 (en) | 2016-09-29 | 2020-09-08 | Toshiba Memory Corporation | Memory system including a memory device that can determine optimum read voltage applied to a word line |
JP2021047721A (ja) * | 2019-09-19 | 2021-03-25 | キオクシア株式会社 | メモリシステムおよび方法 |
Families Citing this family (56)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7770079B2 (en) | 2007-08-22 | 2010-08-03 | Micron Technology Inc. | Error scanning in flash memory |
WO2009050703A2 (en) * | 2007-10-19 | 2009-04-23 | Anobit Technologies | Data storage in analog memory cell arrays having erase failures |
JP4489127B2 (ja) * | 2008-02-29 | 2010-06-23 | 株式会社東芝 | 半導体記憶装置 |
US20100138588A1 (en) * | 2008-12-02 | 2010-06-03 | Silicon Storage Technology, Inc. | Memory controller and a method of operating an electrically alterable non-volatile memory device |
US8161355B2 (en) * | 2009-02-11 | 2012-04-17 | Mosys, Inc. | Automatic refresh for improving data retention and endurance characteristics of an embedded non-volatile memory in a standard CMOS logic process |
DE112009005413B4 (de) | 2009-12-02 | 2018-11-29 | Micron Technology, Inc. | Verfahren zur Aktualisierung für nichtflüchtige Speicher und Nichtflüchtiger-Speicher-Vorrichtung |
US8356137B2 (en) * | 2010-02-26 | 2013-01-15 | Apple Inc. | Data storage scheme for non-volatile memories based on data priority |
US8607105B1 (en) * | 2010-04-19 | 2013-12-10 | Altera Corporation | Memory test circuit and memory test techniques |
WO2011133139A1 (en) * | 2010-04-19 | 2011-10-27 | Hewlett-Packard Development Company, L.P. | Refreshing memristive systems |
US8638602B1 (en) | 2010-09-10 | 2014-01-28 | Western Digital Technologies, Inc. | Background selection of voltage reference values for performing memory read operations |
US11614893B2 (en) | 2010-09-15 | 2023-03-28 | Pure Storage, Inc. | Optimizing storage device access based on latency |
US8756474B2 (en) * | 2011-03-21 | 2014-06-17 | Denso International America, Inc. | Method for initiating a refresh operation in a solid-state nonvolatile memory device |
US8503237B1 (en) | 2011-05-18 | 2013-08-06 | Western Digital Technologies, Inc. | System and method for data recovery in a solid state storage device |
US8880977B2 (en) * | 2011-07-22 | 2014-11-04 | Sandisk Technologies Inc. | Systems and methods of storing data |
US9176800B2 (en) | 2011-08-31 | 2015-11-03 | Micron Technology, Inc. | Memory refresh methods and apparatuses |
US8990644B2 (en) * | 2011-12-22 | 2015-03-24 | Micron Technology, Inc. | Apparatus and methods of programming memory cells using adjustable charge state level(s) |
US8966343B2 (en) | 2012-08-21 | 2015-02-24 | Western Digital Technologies, Inc. | Solid-state drive retention monitor using reference blocks |
US9627085B2 (en) | 2012-11-29 | 2017-04-18 | Silicon Motion Inc. | Refresh method for flash memory and related memory controller thereof |
US9063879B2 (en) | 2012-12-13 | 2015-06-23 | Sandisk Technologies Inc. | Inspection of non-volatile memory for disturb effects |
WO2014120228A1 (en) * | 2013-01-31 | 2014-08-07 | Hewlett-Packard Development Company | Ram refresh rate |
US9367391B2 (en) | 2013-03-15 | 2016-06-14 | Micron Technology, Inc. | Error correction operations in a memory device |
KR101653293B1 (ko) * | 2013-08-15 | 2016-09-01 | 실리콘 모션 인코포레이티드 | 플래시 메모리의 재생 방법 및 이에 관한 메모리 컨트롤러 |
US9342401B2 (en) | 2013-09-16 | 2016-05-17 | Sandisk Technologies Inc. | Selective in-situ retouching of data in nonvolatile memory |
US9785499B2 (en) | 2014-02-12 | 2017-10-10 | Seagate Technology Llc | Hot-read data aggregation and code selection |
US10056141B2 (en) * | 2014-07-30 | 2018-08-21 | Hewlett Packard Enterprise Development Lp | Current behavior of elements |
US9971647B2 (en) * | 2014-07-31 | 2018-05-15 | Winbond Electronics Corporation | Apparatus and method for programming ECC-enabled NAND flash memory |
TWI587302B (zh) * | 2014-12-09 | 2017-06-11 | 華邦電子股份有限公司 | 記憶體編程方法以及記憶體裝置 |
KR102277521B1 (ko) | 2015-01-23 | 2021-07-16 | 삼성전자주식회사 | 저장 장치 및 그것의 리드 리클레임 및 읽기 방법 |
US9852795B2 (en) | 2015-09-24 | 2017-12-26 | Samsung Electronics Co., Ltd. | Methods of operating nonvolatile memory devices, and memory systems including nonvolatile memory devices |
TWI594248B (zh) * | 2015-12-30 | 2017-08-01 | 華邦電子股份有限公司 | 記憶體裝置的刷新方法以及可調整刷新操作頻率的記憶體裝置 |
US11481126B2 (en) * | 2016-05-24 | 2022-10-25 | Micron Technology, Inc. | Memory device error based adaptive refresh rate systems and methods |
KR20170143084A (ko) | 2016-06-17 | 2017-12-29 | 에스케이하이닉스 주식회사 | 반도체장치 및 반도체시스템 |
US10756816B1 (en) | 2016-10-04 | 2020-08-25 | Pure Storage, Inc. | Optimized fibre channel and non-volatile memory express access |
US9793912B1 (en) * | 2016-12-27 | 2017-10-17 | Western Digital Technologies, Inc. | Analog-to-digital conversion circuitry with real-time adjusted gain and resolution |
US11947814B2 (en) | 2017-06-11 | 2024-04-02 | Pure Storage, Inc. | Optimizing resiliency group formation stability |
US10261914B2 (en) * | 2017-08-25 | 2019-04-16 | Micron Technology, Inc. | Methods of memory address verification and memory devices employing the same |
US11086790B2 (en) | 2017-08-25 | 2021-08-10 | Micron Technology, Inc. | Methods of memory address verification and memory devices employing the same |
KR20190038049A (ko) * | 2017-09-29 | 2019-04-08 | 에스케이하이닉스 주식회사 | 메모리 시스템 및 그것의 동작 방법 |
US10860475B1 (en) | 2017-11-17 | 2020-12-08 | Pure Storage, Inc. | Hybrid flash translation layer |
FR3077232B1 (fr) | 2018-02-01 | 2019-12-27 | Continental Automotive France | Sauvegarde du contexte d’un module electronique d’un systeme de surveillance de pression des pneumatiques pour vehicule automobile |
KR101931130B1 (ko) | 2018-05-21 | 2018-12-20 | 주식회사 우심시스템 | 프린트 헤드 구동장치 및 이를 포함하는 인쇄장치 |
US11520514B2 (en) | 2018-09-06 | 2022-12-06 | Pure Storage, Inc. | Optimized relocation of data based on data characteristics |
US11500570B2 (en) | 2018-09-06 | 2022-11-15 | Pure Storage, Inc. | Efficient relocation of data utilizing different programming modes |
CN109491820A (zh) * | 2018-11-06 | 2019-03-19 | 湖南国科微电子股份有限公司 | 一种固态硬盘读错误处理方法 |
KR102649315B1 (ko) * | 2018-12-03 | 2024-03-20 | 삼성전자주식회사 | 휘발성 메모리 장치를 포함하는 메모리 모듈 및 이를 포함하는 메모리 시스템 |
US11714572B2 (en) | 2019-06-19 | 2023-08-01 | Pure Storage, Inc. | Optimized data resiliency in a modular storage system |
DE102020133713A1 (de) * | 2020-02-27 | 2021-09-02 | Taiwan Semiconductor Manufacturing Co., Ltd. | Speicheraktualisierung |
US11507297B2 (en) | 2020-04-15 | 2022-11-22 | Pure Storage, Inc. | Efficient management of optimal read levels for flash storage systems |
US11474986B2 (en) | 2020-04-24 | 2022-10-18 | Pure Storage, Inc. | Utilizing machine learning to streamline telemetry processing of storage media |
US11416338B2 (en) | 2020-04-24 | 2022-08-16 | Pure Storage, Inc. | Resiliency scheme to enhance storage performance |
US11768763B2 (en) | 2020-07-08 | 2023-09-26 | Pure Storage, Inc. | Flash secure erase |
US11513974B2 (en) | 2020-09-08 | 2022-11-29 | Pure Storage, Inc. | Using nonce to control erasure of data blocks of a multi-controller storage system |
US11681448B2 (en) | 2020-09-08 | 2023-06-20 | Pure Storage, Inc. | Multiple device IDs in a multi-fabric module storage system |
US11487455B2 (en) | 2020-12-17 | 2022-11-01 | Pure Storage, Inc. | Dynamic block allocation to optimize storage system performance |
US11630593B2 (en) | 2021-03-12 | 2023-04-18 | Pure Storage, Inc. | Inline flash memory qualification in a storage system |
US11832410B2 (en) | 2021-09-14 | 2023-11-28 | Pure Storage, Inc. | Mechanical energy absorbing bracket apparatus |
Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0737397A (ja) * | 1992-12-16 | 1995-02-07 | Texas Instr Inc <Ti> | フラッシュ電気的消去可能プログラマブル読出し専用メモリのリフレッシュ方法、装置及び同メモリ |
JPH08235887A (ja) * | 1994-12-20 | 1996-09-13 | Sgs Thomson Microelectron Sa | 電気的にプログラム可能なメモリ及びメモリへのデータ書き込み方法 |
JPH08279295A (ja) * | 1995-04-05 | 1996-10-22 | Toshiba Corp | 不揮発性半導体記憶部を含む記憶システム |
JPH1153266A (ja) * | 1997-08-06 | 1999-02-26 | Oki Electric Ind Co Ltd | 半導体記憶装置およびその制御方法 |
JP2000173277A (ja) * | 1998-12-09 | 2000-06-23 | Hitachi Ltd | 不揮発性半導体記憶装置およびそのリフレッシュ方法 |
WO2001022232A1 (fr) * | 1999-09-17 | 2001-03-29 | Hitachi, Ltd. | Memoire dans laquelle le nombre de corrections d'erreurs est enregistre |
JP2002230984A (ja) * | 2001-02-05 | 2002-08-16 | Fujitsu Ltd | 不揮発性半導体記憶装置 |
JP2003058432A (ja) * | 2001-08-09 | 2003-02-28 | Hitachi Ltd | メモリカード及びメモリコントローラ |
Family Cites Families (39)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5128944A (en) * | 1989-05-26 | 1992-07-07 | Texas Instruments Incorporated | Apparatus and method for providing notification of bit-cell failure in a redundant-bit-cell memory |
JP2730375B2 (ja) * | 1992-01-31 | 1998-03-25 | 日本電気株式会社 | 半導体メモリ |
US5883903A (en) * | 1993-09-20 | 1999-03-16 | Fujitsu Limited | Semiconductor memory of XN type having parity corresponding to n×m bits |
US5511020A (en) * | 1993-11-23 | 1996-04-23 | Monolithic System Technology, Inc. | Pseudo-nonvolatile memory incorporating data refresh operation |
US5539690A (en) * | 1994-06-02 | 1996-07-23 | Intel Corporation | Write verify schemes for flash memory with multilevel cells |
US5907700A (en) * | 1994-10-24 | 1999-05-25 | Intel Corporation | Controlling flash memory program and erase pulses |
US5621687A (en) * | 1995-05-31 | 1997-04-15 | Intel Corporation | Programmable erasure and programming time for a flash memory |
US5729489A (en) * | 1995-12-14 | 1998-03-17 | Intel Corporation | Programming flash memory using predictive learning methods |
US5701266A (en) * | 1995-12-14 | 1997-12-23 | Intel Corporation | Programming flash memory using distributed learning methods |
US5737265A (en) * | 1995-12-14 | 1998-04-07 | Intel Corporation | Programming flash memory using data stream analysis |
JPH09244961A (ja) * | 1996-03-08 | 1997-09-19 | Mitsubishi Electric Corp | フラッシュata−pcカード |
JP2833574B2 (ja) * | 1996-03-28 | 1998-12-09 | 日本電気株式会社 | 不揮発性半導体記憶装置 |
US5815439A (en) * | 1996-04-30 | 1998-09-29 | Agate Semiconductor, Inc. | Stabilization circuits and techniques for storage and retrieval of single or multiple digital bits per memory cell |
US5715193A (en) * | 1996-05-23 | 1998-02-03 | Micron Quantum Devices, Inc. | Flash memory system and method for monitoring the disturb effect on memory cell blocks due to high voltage conditions of other memory cell blocks |
JPH09330598A (ja) * | 1996-06-10 | 1997-12-22 | Mitsubishi Electric Corp | 記憶装置及びその特性劣化状態判定方法 |
JP3450625B2 (ja) * | 1997-02-10 | 2003-09-29 | 東芝マイクロエレクトロニクス株式会社 | 不揮発性半導体記憶装置とその動作方法 |
TW380255B (en) * | 1997-02-26 | 2000-01-21 | Toshiba Corp | Semiconductor memory |
US6000006A (en) * | 1997-08-25 | 1999-12-07 | Bit Microsystems, Inc. | Unified re-map and cache-index table with dual write-counters for wear-leveling of non-volatile flash RAM mass storage |
US5909449A (en) | 1997-09-08 | 1999-06-01 | Invox Technology | Multibit-per-cell non-volatile memory with error detection and correction |
EP0913832B1 (en) * | 1997-11-03 | 2003-07-23 | STMicroelectronics S.r.l. | Method for multilevel programming of a nonvolatile memory, and a multilevel nonvolatile memory |
KR100297986B1 (ko) * | 1998-03-13 | 2001-10-25 | 김영환 | 플래쉬 메모리 셀 어레이의 웨어 레벨링 시스템 및 웨어 레벨링 방법 |
FR2782425B1 (fr) | 1998-07-31 | 2000-10-13 | France Telecom | Procede et dispositif de codage correcteur d'erreurs et procede et dispositif de decodage correspondant |
US6108250A (en) * | 1999-04-15 | 2000-08-22 | Alliance Semiconductor Corporation | Fast redundancy scheme for high density, high speed memories |
JP3975245B2 (ja) * | 1999-12-16 | 2007-09-12 | 株式会社ルネサステクノロジ | 記録再生装置および半導体メモリ |
US6570785B1 (en) * | 2000-10-31 | 2003-05-27 | Sandisk Corporation | Method of reducing disturbs in non-volatile memory |
US6895464B2 (en) * | 2002-06-03 | 2005-05-17 | Honeywell International Inc. | Flash memory management system and method utilizing multiple block list windows |
JP4580621B2 (ja) | 2003-03-17 | 2010-11-17 | ソニー株式会社 | 半導体メモリ |
US7149950B2 (en) | 2003-09-12 | 2006-12-12 | Hewlett-Packard Development Company, L.P. | Assisted memory device for reading and writing single and multiple units of data |
US7012835B2 (en) | 2003-10-03 | 2006-03-14 | Sandisk Corporation | Flash memory data correction and scrub techniques |
US7350044B2 (en) * | 2004-01-30 | 2008-03-25 | Micron Technology, Inc. | Data move method and apparatus |
US7325090B2 (en) | 2004-04-29 | 2008-01-29 | Sandisk Il Ltd. | Refreshing data stored in a flash memory |
FR2874732A1 (fr) * | 2004-08-31 | 2006-03-03 | St Microelectronics Sa | Procede de programmation de cellules memoire incluant une detection des degradations de transconductance |
CN101044578B (zh) * | 2004-10-21 | 2011-12-07 | Nxp股份有限公司 | 提供基于平均阈值的刷新机制的存储器件和方法 |
US7441067B2 (en) * | 2004-11-15 | 2008-10-21 | Sandisk Corporation | Cyclic flash memory wear leveling |
US7283395B2 (en) | 2005-06-24 | 2007-10-16 | Infineon Technologies Flash Gmbh & Co. Kg | Memory device and method for operating the memory device |
US7502921B2 (en) * | 2005-08-02 | 2009-03-10 | Sandisk Corporation | Situation sensitive memory performance |
US7653778B2 (en) * | 2006-05-08 | 2010-01-26 | Siliconsystems, Inc. | Systems and methods for measuring the useful life of solid-state storage devices |
US7904788B2 (en) * | 2006-11-03 | 2011-03-08 | Sandisk Corporation | Methods of varying read threshold voltage in nonvolatile memory |
US7743203B2 (en) * | 2007-05-11 | 2010-06-22 | Spansion Llc | Managing flash memory based upon usage history |
-
2007
- 2007-07-19 US US11/879,877 patent/US8060798B2/en active Active
-
2008
- 2008-07-14 WO PCT/US2008/069941 patent/WO2009012204A1/en active Application Filing
- 2008-07-14 CN CN2008800252522A patent/CN101755307B/zh active Active
- 2008-07-14 EP EP08781784A patent/EP2171722B1/en active Active
- 2008-07-14 JP JP2010517094A patent/JP5483202B2/ja active Active
- 2008-07-14 KR KR1020107003561A patent/KR101136273B1/ko active IP Right Grant
- 2008-07-17 TW TW097127183A patent/TWI479494B/zh active
-
2011
- 2011-10-13 US US13/272,407 patent/US8707112B2/en active Active
-
2013
- 2013-10-04 US US14/045,830 patent/US9158612B2/en active Active
Patent Citations (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0737397A (ja) * | 1992-12-16 | 1995-02-07 | Texas Instr Inc <Ti> | フラッシュ電気的消去可能プログラマブル読出し専用メモリのリフレッシュ方法、装置及び同メモリ |
JPH08235887A (ja) * | 1994-12-20 | 1996-09-13 | Sgs Thomson Microelectron Sa | 電気的にプログラム可能なメモリ及びメモリへのデータ書き込み方法 |
JPH08279295A (ja) * | 1995-04-05 | 1996-10-22 | Toshiba Corp | 不揮発性半導体記憶部を含む記憶システム |
JPH1153266A (ja) * | 1997-08-06 | 1999-02-26 | Oki Electric Ind Co Ltd | 半導体記憶装置およびその制御方法 |
JP2000173277A (ja) * | 1998-12-09 | 2000-06-23 | Hitachi Ltd | 不揮発性半導体記憶装置およびそのリフレッシュ方法 |
WO2001022232A1 (fr) * | 1999-09-17 | 2001-03-29 | Hitachi, Ltd. | Memoire dans laquelle le nombre de corrections d'erreurs est enregistre |
JP2002230984A (ja) * | 2001-02-05 | 2002-08-16 | Fujitsu Ltd | 不揮発性半導体記憶装置 |
JP2003058432A (ja) * | 2001-08-09 | 2003-02-28 | Hitachi Ltd | メモリカード及びメモリコントローラ |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US9361201B2 (en) | 2012-08-07 | 2016-06-07 | Kabushiki Kaisha Toshiba | Memory system and memory controller |
US10770147B2 (en) | 2016-09-29 | 2020-09-08 | Toshiba Memory Corporation | Memory system including a memory device that can determine optimum read voltage applied to a word line |
JP2021047721A (ja) * | 2019-09-19 | 2021-03-25 | キオクシア株式会社 | メモリシステムおよび方法 |
JP7353889B2 (ja) | 2019-09-19 | 2023-10-02 | キオクシア株式会社 | メモリシステムおよび方法 |
Also Published As
Publication number | Publication date |
---|---|
TW200912938A (en) | 2009-03-16 |
CN101755307A (zh) | 2010-06-23 |
JP5483202B2 (ja) | 2014-05-07 |
US20140040683A1 (en) | 2014-02-06 |
KR20100043244A (ko) | 2010-04-28 |
KR101136273B1 (ko) | 2012-04-19 |
US9158612B2 (en) | 2015-10-13 |
CN101755307B (zh) | 2013-11-06 |
EP2171722B1 (en) | 2012-08-22 |
EP2171722A1 (en) | 2010-04-07 |
WO2009012204A1 (en) | 2009-01-22 |
EP2171722A4 (en) | 2010-08-04 |
US20120030529A1 (en) | 2012-02-02 |
TWI479494B (zh) | 2015-04-01 |
US20090024904A1 (en) | 2009-01-22 |
US8060798B2 (en) | 2011-11-15 |
US8707112B2 (en) | 2014-04-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5483202B2 (ja) | 疲労状態に基づく不揮発性メモリセルのリフレッシュ | |
JP5534064B2 (ja) | ソリッドステートメモリデバイスにおけるメモリセルのアナログ検出 | |
US8159874B2 (en) | Cell operation monitoring | |
JP5483204B2 (ja) | Mlcnandにおける不均等閾値電圧範囲 | |
US8006166B2 (en) | Programming error correction code into a solid state memory device with varying bits per cell | |
US7630246B2 (en) | Programming rate identification and control in a solid state memory | |
JP5207090B2 (ja) | Nand型フラッシュ中のメモリセルの検出 | |
JP5272272B2 (ja) | コントローラの性能要件に基づくプログラミング | |
US7751253B2 (en) | Analog sensing of memory cells with a source follower driver in a semiconductor memory device | |
KR101120248B1 (ko) | 데이터 값들의 아날로그 통신을 이용하는 고체 상태 메모리 | |
US8023332B2 (en) | Cell deterioration warning apparatus and method | |
JP2011504277A (ja) | Mビットメモリセル用のm+nビットプログラミングおよびm+lビット読出し | |
US8125831B2 (en) | Sensing against a reference cell |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20120704 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20120710 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20121009 Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20121009 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20121106 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20130205 Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20130205 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20130702 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20131030 Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20131030 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20131106 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20131203 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20131219 Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20131219 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20140128 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20140206 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 5483202 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |