JP2010267326A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2010267326A5 JP2010267326A5 JP2009117504A JP2009117504A JP2010267326A5 JP 2010267326 A5 JP2010267326 A5 JP 2010267326A5 JP 2009117504 A JP2009117504 A JP 2009117504A JP 2009117504 A JP2009117504 A JP 2009117504A JP 2010267326 A5 JP2010267326 A5 JP 2010267326A5
- Authority
- JP
- Japan
- Prior art keywords
- read
- read mode
- clock signal
- selection circuit
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000004044 response Effects 0.000 claims 2
- 239000004065 semiconductor Substances 0.000 claims 1
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009117504A JP5266589B2 (ja) | 2009-05-14 | 2009-05-14 | 不揮発性半導体記憶装置 |
| US12/766,603 US8335112B2 (en) | 2009-05-14 | 2010-04-23 | Nonvolatile semiconductor memory device |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009117504A JP5266589B2 (ja) | 2009-05-14 | 2009-05-14 | 不揮発性半導体記憶装置 |
Related Child Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2013041754A Division JP5502218B2 (ja) | 2013-03-04 | 2013-03-04 | 不揮発性半導体記憶装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2010267326A JP2010267326A (ja) | 2010-11-25 |
| JP2010267326A5 true JP2010267326A5 (enExample) | 2012-04-12 |
| JP5266589B2 JP5266589B2 (ja) | 2013-08-21 |
Family
ID=43068401
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2009117504A Active JP5266589B2 (ja) | 2009-05-14 | 2009-05-14 | 不揮発性半導体記憶装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US8335112B2 (enExample) |
| JP (1) | JP5266589B2 (enExample) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103000216B (zh) * | 2011-09-15 | 2015-06-24 | 华邦电子股份有限公司 | 读出装置 |
| US8472261B2 (en) * | 2011-10-17 | 2013-06-25 | Winbond Electronics Corp. | Reading devices for memory arrays |
| US8861301B2 (en) * | 2012-06-08 | 2014-10-14 | Freescale Semiconductor, Inc. | Clocked memory with latching predecoder circuitry |
| US8743651B2 (en) | 2012-06-08 | 2014-06-03 | Freescale Semiconductor, Inc. | Clocked memory with word line activation during a first portion of the clock cycle |
| US8743618B1 (en) | 2012-11-15 | 2014-06-03 | Sandisk Technologies Inc. | Bit line resistance compensation |
| US8908432B2 (en) * | 2012-11-15 | 2014-12-09 | SanDisk Technologies, Inc. | Bit line resistance compensation |
| JP2015056198A (ja) * | 2013-09-13 | 2015-03-23 | 株式会社東芝 | メモリチップ、記憶装置および読み出し方法 |
| KR20190099933A (ko) * | 2018-02-20 | 2019-08-28 | 삼성전자주식회사 | 외부의 전압을 기반으로 동작 모드를 결정하는 메모리 장치 및 그 동작방법 |
| US10978140B2 (en) | 2019-09-06 | 2021-04-13 | International Business Machines Corporation | Random-access memory array memory cell selection |
Family Cites Families (19)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPH0715674B2 (ja) * | 1986-01-20 | 1995-02-22 | 日本電気株式会社 | マイクロコンピユ−タ |
| JPH04109498A (ja) * | 1990-08-29 | 1992-04-10 | Yokogawa Electric Corp | メモリic制御回路 |
| JP3835962B2 (ja) * | 1999-12-03 | 2006-10-18 | 松下電器産業株式会社 | 半導体記憶装置 |
| DE10196011B3 (de) * | 2000-03-30 | 2012-07-26 | Micron Technology, Inc. | Synchrone Speichereinrichtung und Verfahren zum Lesen von Daten von einer synchronen Speichereinrichtung |
| JP4190140B2 (ja) * | 2000-09-04 | 2008-12-03 | 富士通マイクロエレクトロニクス株式会社 | 同期式半導体記憶装置、及びその入力情報のラッチ制御方法 |
| JP2002093175A (ja) * | 2000-09-08 | 2002-03-29 | Toshiba Microelectronics Corp | 半導体メモリ装置 |
| JP2002190198A (ja) * | 2000-12-20 | 2002-07-05 | Hitachi Ltd | レベル変換回路及び半導体集積回路並びに半導体記憶装置 |
| JP2002208289A (ja) * | 2001-01-09 | 2002-07-26 | Fuji Xerox Co Ltd | 半導体記憶装置 |
| JP2002216483A (ja) * | 2001-01-18 | 2002-08-02 | Toshiba Corp | 半導体記憶装置 |
| JP2002251886A (ja) * | 2001-02-22 | 2002-09-06 | Seiko Instruments Inc | シリアル入出力メモリ |
| JP2003109390A (ja) * | 2001-09-27 | 2003-04-11 | Toshiba Corp | 半導体記憶装置 |
| JP2004127405A (ja) | 2002-10-01 | 2004-04-22 | Renesas Technology Corp | 不揮発性半導体記憶装置 |
| JP3751602B2 (ja) * | 2003-04-15 | 2006-03-01 | 沖電気工業株式会社 | メモリ回路及びデータ読み出し方法 |
| JP4314057B2 (ja) * | 2003-04-18 | 2009-08-12 | サンディスク コーポレイション | 不揮発性半導体記憶装置および電子装置 |
| JP2004319034A (ja) * | 2003-04-18 | 2004-11-11 | Renesas Technology Corp | データプロセッサ |
| JP2005092923A (ja) * | 2003-09-12 | 2005-04-07 | Renesas Technology Corp | 半導体記憶装置 |
| WO2007127678A2 (en) * | 2006-04-24 | 2007-11-08 | Sandisk Corporation | High-performance flash memory data transfer |
| JP2009020990A (ja) * | 2007-06-11 | 2009-01-29 | Renesas Technology Corp | 半導体集積回路装置 |
| JP4712769B2 (ja) * | 2007-07-09 | 2011-06-29 | ルネサスエレクトロニクス株式会社 | 不揮発性半導体記憶装置 |
-
2009
- 2009-05-14 JP JP2009117504A patent/JP5266589B2/ja active Active
-
2010
- 2010-04-23 US US12/766,603 patent/US8335112B2/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2010267326A5 (enExample) | ||
| JP2012142562A5 (ja) | 半導体装置 | |
| EP2466587A3 (en) | Semiconductor storage device | |
| JP2010108585A5 (enExample) | ||
| WO2009089612A8 (en) | Nonvolatile semiconductor memory device | |
| TW200710661A (en) | Memory controller interface for micro-tiled memory access | |
| JP2010267373A5 (enExample) | ||
| JP2012113809A5 (ja) | フラッシュメモリ装置のメモリセルを読み出す方法 | |
| JP2009545095A5 (enExample) | ||
| WO2009158677A3 (en) | Short reset pulse for non-volatile storage 19 | |
| TW200721459A (en) | Integrated circuit with separate supply voltage for memory that is different from logic circuit supply voltage | |
| TW200710662A (en) | Micro-tile memory interfaces | |
| EP2782100A3 (en) | Memory to read and write data at a magnetic tunnel junction element | |
| JP2013168631A5 (enExample) | ||
| WO2014167292A3 (en) | Memory with local-/global bit line architecture and additional capacitance for global bit line discharge in reading | |
| ATE448548T1 (de) | Mehrspalten-adressierungsmodus-speichersystem mit einem integrierten schaltungsspeicherbaustein | |
| TW200638425A (en) | Nonvolatile memory devices that support virtual page storage using odd-state memory cells and methods of programming same | |
| ATE472801T1 (de) | Austauschbare verbindungs-arrays für doppelseitige dimm-plazierung | |
| WO2011034673A3 (en) | Memory device and method | |
| JP2012221522A5 (enExample) | ||
| JP2012212499A5 (ja) | 半導体装置 | |
| JP2009545834A5 (enExample) | ||
| WO2009139567A3 (en) | Memory device and memory programming method | |
| JP2010146678A5 (enExample) | ||
| JP2013105512A5 (enExample) |