JP2010124449A - アナログデジタル変換回路 - Google Patents
アナログデジタル変換回路 Download PDFInfo
- Publication number
- JP2010124449A JP2010124449A JP2009122421A JP2009122421A JP2010124449A JP 2010124449 A JP2010124449 A JP 2010124449A JP 2009122421 A JP2009122421 A JP 2009122421A JP 2009122421 A JP2009122421 A JP 2009122421A JP 2010124449 A JP2010124449 A JP 2010124449A
- Authority
- JP
- Japan
- Prior art keywords
- preamplifier
- calibration
- analog
- circuit
- digital conversion
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/10—Calibration or testing
- H03M1/1009—Calibration
- H03M1/1014—Calibration at one point of the transfer characteristic, i.e. by adjusting a single reference value, e.g. bias or gain error
- H03M1/1023—Offset correction
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/14—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit
- H03M1/141—Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit in which at least one step is of the folding type; Folding stages therefore
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/20—Increasing resolution using an n bit system to obtain n + m bits
- H03M1/202—Increasing resolution using an n bit system to obtain n + m bits by interpolation
- H03M1/203—Increasing resolution using an n bit system to obtain n + m bits by interpolation using an analogue interpolation circuit
- H03M1/204—Increasing resolution using an n bit system to obtain n + m bits by interpolation using an analogue interpolation circuit in which one or more virtual intermediate reference signals are generated between adjacent original reference signals, e.g. by connecting pre-amplifier outputs to multiple comparators
- H03M1/205—Increasing resolution using an n bit system to obtain n + m bits by interpolation using an analogue interpolation circuit in which one or more virtual intermediate reference signals are generated between adjacent original reference signals, e.g. by connecting pre-amplifier outputs to multiple comparators using resistor strings for redistribution of the original reference signals or signals derived therefrom
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M1/00—Analogue/digital conversion; Digital/analogue conversion
- H03M1/12—Analogue/digital converters
- H03M1/34—Analogue value compared with reference values
- H03M1/36—Analogue value compared with reference values simultaneously only, i.e. parallel type
- H03M1/361—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type
- H03M1/362—Analogue value compared with reference values simultaneously only, i.e. parallel type having a separate comparator and reference value for each quantisation level, i.e. full flash converter type the reference values being generated by a resistive voltage divider
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Analogue/Digital Conversion (AREA)
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2009122421A JP2010124449A (ja) | 2008-10-21 | 2009-05-20 | アナログデジタル変換回路 |
| US12/582,431 US7928872B2 (en) | 2008-10-21 | 2009-10-20 | Analog-to-digital converter |
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2008270804 | 2008-10-21 | ||
| JP2009122421A JP2010124449A (ja) | 2008-10-21 | 2009-05-20 | アナログデジタル変換回路 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2010124449A true JP2010124449A (ja) | 2010-06-03 |
| JP2010124449A5 JP2010124449A5 (enExample) | 2012-05-17 |
Family
ID=42108240
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2009122421A Pending JP2010124449A (ja) | 2008-10-21 | 2009-05-20 | アナログデジタル変換回路 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US7928872B2 (enExample) |
| JP (1) | JP2010124449A (enExample) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2012004928A (ja) * | 2010-06-18 | 2012-01-05 | Fujitsu Ltd | Ad変換回路およびad変換方法 |
| JP2012165125A (ja) * | 2011-02-04 | 2012-08-30 | Hitachi Ltd | キャリブレーション回路およびアナログ−デジタル変換器 |
Families Citing this family (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8901937B2 (en) * | 2011-10-18 | 2014-12-02 | Analog Devices, Inc. | Foreground techniques for comparator calibration |
| KR20230105227A (ko) | 2022-01-03 | 2023-07-11 | 삼성전자주식회사 | 고속 아날로그-디지털 변환을 위한 장치 및 방법 |
| US12191877B2 (en) * | 2022-08-30 | 2025-01-07 | Texas Instruments Incorporated | Multi-bit voltage-to-delay conversion in data converter circuitry |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000165241A (ja) * | 1998-11-24 | 2000-06-16 | Hitachi Ltd | A/d変換器及び半導体集積回路 |
| JP2003158456A (ja) * | 2001-09-04 | 2003-05-30 | Matsushita Electric Ind Co Ltd | A/d変換器 |
| US6847320B1 (en) * | 2004-02-13 | 2005-01-25 | National Semiconductor Corporation | ADC linearity improvement |
| JP2006087064A (ja) * | 2004-08-18 | 2006-03-30 | Matsushita Electric Ind Co Ltd | A/d変換器及びa/d変換システム |
| JP2007189519A (ja) * | 2006-01-13 | 2007-07-26 | Sony Corp | アナログ/デジタル変換回路 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5990707A (en) * | 1997-09-05 | 1999-11-23 | Cirrus Logic, Inc. | Method and system for sliced integration of flash analog to digital converters in read channel circuits |
| US5990814A (en) * | 1997-09-05 | 1999-11-23 | Cirrus Logic, Inc. | Method and circuit for calibration of flash analog to digital converters |
| FR2791490A1 (fr) * | 1999-03-23 | 2000-09-29 | Koninkl Philips Electronics Nv | Dispositif de conversion analogique/numerique a non-linearite differentielle constante |
| DE10004996C2 (de) * | 2000-02-04 | 2002-09-26 | Infineon Technologies Ag | Vorrichtung und Verfahren zur Selbstkalibrierung von Faltungs-Analog/Digitalwandlern |
| US7212144B1 (en) * | 2006-01-18 | 2007-05-01 | Marvell World Trade Ltd. | Flash ADC |
| TW200733570A (en) * | 2006-02-23 | 2007-09-01 | Univ Nat Chiao Tung | Analog-to-digital converter with alternated correction time |
-
2009
- 2009-05-20 JP JP2009122421A patent/JP2010124449A/ja active Pending
- 2009-10-20 US US12/582,431 patent/US7928872B2/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2000165241A (ja) * | 1998-11-24 | 2000-06-16 | Hitachi Ltd | A/d変換器及び半導体集積回路 |
| JP2003158456A (ja) * | 2001-09-04 | 2003-05-30 | Matsushita Electric Ind Co Ltd | A/d変換器 |
| US6847320B1 (en) * | 2004-02-13 | 2005-01-25 | National Semiconductor Corporation | ADC linearity improvement |
| JP2006087064A (ja) * | 2004-08-18 | 2006-03-30 | Matsushita Electric Ind Co Ltd | A/d変換器及びa/d変換システム |
| JP2007189519A (ja) * | 2006-01-13 | 2007-07-26 | Sony Corp | アナログ/デジタル変換回路 |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2012004928A (ja) * | 2010-06-18 | 2012-01-05 | Fujitsu Ltd | Ad変換回路およびad変換方法 |
| JP2012165125A (ja) * | 2011-02-04 | 2012-08-30 | Hitachi Ltd | キャリブレーション回路およびアナログ−デジタル変換器 |
Also Published As
| Publication number | Publication date |
|---|---|
| US7928872B2 (en) | 2011-04-19 |
| US20100097260A1 (en) | 2010-04-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7911370B2 (en) | Pipeline analog-to-digital converter with programmable gain function | |
| US8791845B2 (en) | Circuitry and method for reducing area and power of a pipelince ADC | |
| JP3920443B2 (ja) | A/d変換回路 | |
| US6900749B2 (en) | Analog-to-digital conversion circuit | |
| JP4349445B2 (ja) | フラッシュ型ad変換器 | |
| JP5478635B2 (ja) | ディザ追加型増幅器 | |
| JP2002271201A (ja) | A/d変換器 | |
| JP2012533200A (ja) | インターリーブ型パイプライン型バイナリーサーチa/d変換器 | |
| JP4702066B2 (ja) | アナログ/デジタル変換回路 | |
| JP2010124449A (ja) | アナログデジタル変換回路 | |
| JPH08321777A (ja) | パイプライン型a/dコンバータ | |
| WO2011104761A1 (ja) | パイプライン型a/dコンバータおよびa/d変換方法 | |
| KR100294787B1 (ko) | 개방루프차동증폭기를갖는서브레인지아날로그/디지털컨버터 | |
| WO2011021260A1 (ja) | パイプライン型ad変換器およびその出力補正方法 | |
| JP2004096636A (ja) | アナログ−デジタル変換回路 | |
| JP4819941B2 (ja) | アナログ信号処理装置 | |
| US6950051B2 (en) | Analog-digital converter with pipeline folding scheme | |
| JP3560433B2 (ja) | A/d変換器 | |
| US7414563B2 (en) | Analog-to-digital converter with a plurality of conversions | |
| JP4681622B2 (ja) | Ad変換器 | |
| JP5565903B2 (ja) | スイッチドキャパシタ利得段 | |
| JP2009065249A (ja) | パイプライン型adc | |
| JP2003008439A (ja) | アナログ−デジタル変換回路 | |
| US20240171835A1 (en) | Semiconductor device and imaging device | |
| CN115053454B (zh) | 开关电容放大器和包括该开关电容放大器的流水线模数转换器 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20120326 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20120326 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20130416 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20130423 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20130820 |